

A Highly Efficient AES Cipher Chip

Chih-Pin Su, Tsung-Fu Lin, Chih-Tsun Huang, and Cheng-Wen Wu
 Laboratory for Reliable Computing
 Department of Electrical Engineering
 National Tsing Hua University
 Hsinchu, Taiwan 30013
 ROC

Abstract—We present an efficient hardware implementation of the AES (Advanced Encryption Standard) algorithm, with key expansion capability. Instead of the widely used table-lookup implementation of S-box, the proposed basis transformation technique reduces the hardware overhead of the S-box by 64% and is easily pipelined to achieve high throughput rate. Using a typical 0.25 μ m CMOS technology, the throughput rate is 2.977 Gbps for 128-bit keys, 2.510 Gbps for 192-bit keys, and 2.169 Gbps for 256-bit keys with a 250MHz clock. Testability of the design is also considered. The area of the core circuit is about $1,279 \times 1,271 \mu\text{m}^2$.

I. INTRODUCTION

The large and growing number of Internet and wireless communication users has led to an increasing demand of security measures and devices for protecting the user data transmitted over the insecure media. The symmetric-key cryptography such as DES and AES [1], is one of the major components in a robust security system. Unlike the public-key cryptography, the symmetric-key cryptography uses an identical key between the sender and receiver, both to encrypt the message text and decrypt the cipher text. The characteristic of the high speed computing makes it more suitable for the encryption and decryption of a large amount of data. The AES algorithm, which was announced by the National Institute of Standards and Technology (NIST) of the United States, has been widely accepted for replacing DES as the new symmetric encryption algorithm.

The AES encryption is considered to be efficient both for hardware and software implementations. Some works have been presented on hardware implementations of the AES algorithm using FPGA [2] and ASIC [3]. Most of them used the ROM/RAM-based look-up table (LUT) to implement the S-box operation in the AES algorithm. It is cost-effective for SRAM-based FPGAs, but may not be a good choice for ASIC implementation. In this work, we present a more efficient hardware design for the AES algorithm [4]. The S-box is implemented using a basis transformation in the finite field, resulting in a much more cost-effective hardware than previous works. Furthermore, design-for-testability has been considered. With a 64% area reduction in S-box and about 50% total area reduction as compared with the best previous result, the speed also is enhanced. Using the TSMC 0.25 μ m CMOS technol-




Fig. 1. (a) The block diagram of our AES design, and (b) the architecture of the encryption/decryption datapath [4].

ogy, a 250MHz clock is easily achieved, and the throughput rate is 2.977 Gbps for 128-bit keys, 2.510 Gbps for 192-bit keys, and 2.169Gbps for 256-bit keys. The overall core size is $1,279 \times 1,271 \mu\text{m}^2$.

II. HARDWARE IMPLEMENTATION

Figure 1(a) shows the block diagram of our AES chip and the architecture of our cost-effect en/decryption datapath [4]. The *Main Controller* generates control signals for data transportation, key expansion, encryption, and decryption. The initial key is gathered in the slices of word via the AMBA I/O Interface initially. The *Key Controller* then executes the key expansion routine. It controls the datapath to generate all the necessary round keys and stores them in four 32×32 -bit SRAM

