




Figure 2: NERL inverter

operation by preventing the floating of the output nodes. Two power-clock signals with a 180° phase difference are used for each logic gate. Power-clock ϕ_1 is for transferring charge from the power-clock to the output nodes. The other power-clock ϕ_{1b} is for precharging a bootstrapping node (A or B depending on its inputs) and keeping its voltage level high enough to transfer charge completely and recover the used charge fully. Next two power-clock signals follow with a 90° phase lag for pipelining, respectively. Simulated timing diagram and node voltage waveforms of an inverter are shown in Fig. 3. A clocking rule must be followed to form a chain of logic circuits. Each clock is followed by the next clock with a 90° phase lag for a complete pipelined operation.

The AC power-clocks can be sinusoidal waveforms. For convenience, we use trapezoidal waveforms here. Before evaluation, all output nodes are set to ground through either M7(or M10) and M8(or M9). During the first period, t_1 , power-clock ϕ_{1b} ramps from 0 to V_p (peak voltage of power-clock) to turn on isolation transistors (M5, M6) before the synchronized inputs to power-clock ϕ_{2b} arrive. The combination of inputs and connections of pass-transistors decide which bootstrapping node will be precharged. In case of Fig. 3, input signal, IN, rises high during t_2 and turns on M1, precharging bootstrapping node A to $V_p - V_{th}$. INb remains low which results in keeping bootstrapping node B at low. These inputs come from previous stages in the cascaded architecture.

As the power-clock ϕ_1 goes up, the gate of transistor M7 is bootstrapped to a voltage well above V_p due to the gate-to-channel capacitance of M7. The charge, hence, is passed from ϕ_1 to output node, OUT, with maximum energy-transfer efficiency.

When ϕ_1 ramps down, energy stored in output nodes are recovered fully through M7 in the adiabatic manner during t_4 period, because node A is isolated from the input signals after ϕ_{1b} goes down to ground. Charge at node A remains, keeping M7 turned on. As shown in Fig. 3, the output of the first cascaded inverter, OUT, comes after a quarter




Figure 3: 4-phase power-clocks and simulated timing waveforms of NERL inverter chain

cycle of power-clock latency, and the output of the fourth, OUT4, after one cycle.

B. Energy Dissipation

Energy dissipation of logic circuits is compared in this section. First, the conventional CMOS logic dissipates energy as follows

$$E_{CMOS} = C_{load} V_{dd}^2 + E_{short} \quad (1)$$

where C_{load} is the load capacitance, and E_{short} is energy dissipation due to the short circuit current during the transition. Turned-on MOS transistor can be modeled as a resistor. The potential across the resistor dissipates energy and no energy is recovered to the power source in CMOS logic.

Adiabatic logic keeps the potential across the switching devices small using AC power source. Energy to the power source is recovered during the discharging phase. Even though the energy consumption in adiabatic logic is much smaller than that of the conventional CMOS, adiabatic logic using diodes or diode-connected MOSFETs for precharge [1] – [2] cannot avoid energy consumption due to the voltage drop across the diode when turned on. Although ECRL can avoid energy consumption due to such voltage drop across the diode, the full energy recovery through PMOS transistor is not achievable. The energy dissipation in ECRL is [6]

$$E_{ECRL} = \frac{1}{2} C_{load} V_{tp}^2 + E_{ope} \quad (2)$$

where V_{tp} is the PMOS threshold voltage, and E_{ope} is energy dissipation due to latch operation during logic compu-




Figure 4: Power consumption comparison of inverter chains with various fanouts and interconnection capacitances

tation in ECRL. Because NERL transfers energy between power-clock and output node completely, energy dissipation is only due to precharging of bootstrapping nodes through isolation transistors during t_2 shown in Fig. 3. Its energy dissipation can be written as

$$E_{NERL} = C_{boot} V_p V_{tn} + E_{opn} \quad (3)$$

where C_{boot} is the capacitance of bootstrapping node, V_{tn} is the threshold voltage of the isolation transistor, and E_{opn} is the energy dissipation due to non-adiabatic precharging of the bootstrapping nodes. Energy dissipation is lowered significantly, because the capacitance of the bootstrapping node is much smaller than that of output node.

Fig. 4 illustrates the HSPICE simulation results of energy consumption comparison of inverter chains using proposed circuits and ECRL with optimized transistor sizes. Compared to ECRL inverter chain, NERL inverter chain dissipates far less energy at all interconnection capacitances and fanouts except small interconnection capacitance under fanout 1. NERL saves much energy especially for large load interconnection capacitance with large fanout.

C. Complex Gates and Other Gates

Although the XOR is the logic function with the least efficient implementation in CMOS and ECRL, NERL XOR has the same circuit topology as NERL inverter except several connections. Fig. 5(a) shows the XOR/XNOR gate in NERL circuit topology. As shown in this figure, NERL complex gates can be implemented with few pass-transistors. All basic gates such as inverter, multiplexer, NOR, XOR and NAND shown in Fig. 5(b) have the same topology. The only difference among basic NERL gates lies




Figure 5: NERL gates: (a) XOR/XNOR and (b) AND/NAND




Figure 6: Layout of an 8-b adder using NERL

in several node connections. Therefore, design automation using proposed circuit can be achieved easily and similarly to that of differential pass-transistor logic (DPTL) [7].

III. SYSTEM DESIGN

A. Digital IC

The inherent wave-pipelined structure of the power-clock distribution provides several advantages for the proposed circuit design. While the delay per gate is big compared to the conventional CMOS gate, the throughput of NERL system is high because the throughput of adiabatic system is proportional to the speed of power-clock, independent of logic depth. Therefore, for the systems with large logic depth, significant energy savings can be achieved without loss of throughput. Furthermore, the latency of NERL system using 4-phase power-clock is 4 times smaller than 2N-2N2D system using a 2-phase non-overlapping power-clock. It has been known that the clock system and the logic part consume almost equal amount of power in various CMOS chips, and the clock system consumes 20% to 45% of the total chip power [8]. Power consumption due to glitches also cannot be ignored in CMOS. But, in adiabatic logic, there is no additional power consumption due to clocking and glitching.

Adder is an essential and basic building block in digital system. Therefore, we have designed and laid out an 8-bit carry-lookahead adder using $0.6\mu\text{m}$ CMOS technology to show the efficiency of the proposed circuit design




Figure 7: Energy comparison of 8-b adders

in actual applications. The number of transistors used to implement this adders is 492 for ECRL and 898 for NERL. Fig. 6 shows the layout of an 8-bit adder using NERL. Although the NERL adder uses more transistors than the ECRL adder, both occupy almost equal die area, the NERL adder occupies 0.11 mm^2 and the ECRL adder, 0.10 mm^2 . The reason for this is that NERL does not need n-wells for PMOS transistors and uses only small transistors for the logic and isolation part. Adders and multipliers using ECRL dissipates 3 to 4 times less energy than CMOS[9]. As illustrated in Fig. 7, the 8-bit adder using the proposed circuit design consumes 2 to 3 times less energy than the ECRL adder over various power-clock frequencies and power supply voltages. The latency of this adder using NERL is only one cycle of the power-clock.

B. Mixed-Signal IC

There has been an increasing need for mixed-signal integrated circuits. An on-chip Analog-to-Digital converter (ADC) and Digital-to-Analog converter (DAC) are desired that has greater than 10-bit accuracy for the future multimedia applications. In order to accommodate such high-performance analog and digital functions on a single-chip, it is critical to reduce the coupling of digital noise to analog circuits.

Adiabatic logic can use sinusoidal waveforms instead of the square waveforms. NERL, hence, is a good candidate for digital logic in mixed-signal IC. Often, noise coupling from digital section to analog section is a serious problem. Analog circuits that are integrated with digital circuits have digital noise coupling problem and the techniques for its avoidance are very needed. Digital noise coupling are due to capacitive coupling, coupling through the power supply, and coupling through the substrate. NERL reduces these digital noise because the digital section using NERL does not incur high frequency harmonic noise nor flows

high short-circuit current during transition. Proposed circuit, hence, can be used especially within low-power large-bit ADC and DAC.

IV. CONCLUSIONS

We have proposed a new NMOS Energy Recovery Logic (NERL) which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using bootstrapping. NERL also shows full output voltage swing, insensitivity to output load capacitance, less dependency on power-clock frequency, and complementary outputs for balanced load capacitance to power-clock. We designed an 8-bit CLA and inverter chains using $0.6\mu\text{m}$ CMOS technology to verify the area and performance efficiency of NERL in real applications. Simulation results showed that an adder using the proposed circuit design consumes 2 to 3 times less energy than an ECRL adder at various frequencies and peak power supply voltages. Design automation using the proposed circuit architecture can be achieved easily because of its regular topology. NERL is a good low-power digital logic candidate in mixed-signal IC as well as in digital IC.

REFERENCES

- [1] C. L. Seitz *et al.*, "Hot-clock nMOS," in *Proc. 1985 Chapel Hill Conf. VLSI*. Rockville, Computer Science Press, pp.1-17,1985.
- [2] T. Gabara, "Pulsed Power Supply CMOS - PPS CMOS," in *1994 IEEE Symp. on Low Power Electronics Dig. of Tech. Papers*, Oct. 1994, pp.98-99.
- [3] R. T. Hinman and M. F. Schlecht, "Power dissipation measurements on recovered energy logic," in *IEEE Symp. on VLSI Circuits Dig. of Tech. Papers*, June 1994, pp. 19-20.
- [4] A. Kramer, J. S. Denker, S. C. Avery, A. G. Dickinson, and T. R. Wik, "Adiabatic computing with the 2N-2N2D logic family," in *IEEE Symp. on VLSI Circuits Dig. of Tech. Papers*, June 1994, pp. 25-26.
- [5] A. G. Dickinson and J. S. Denker, "Adiabatic Dynamic Logic," in *IEEE J. Solid-State Circuits*, vol. 30, pp. 311-315, Mar. 1995.
- [6] Y. Moon and D. K. Jeong, "An effective charge recovery logic circuit," in *IEEE J. Solid-State Circuits*, vol. 31, pp. 514-522, April 1996.
- [7] J. H. Pasternak, A. Shubat, and C. Salama, "CMOS differential pass-transistor logic design," in *IEEE J. Solid-State Circuits*, vol. 22, pp. 216-222, April 1985.
- [8] T. Sakurai, H. Kawaguchi, and T. Kuroda, "Low-power CMOS design through V_{th} control and low-swing circuits," in *IEEE Symp. on VLSI Circuits Dig. of Tech. Papers*, August 1997, pp. 1-6.
- [9] M. C. Knapp, P. J. Kindlmann, and M. C. Papaefthymiou, "Design and evaluation of adiabatic arithmetic units," in *Analog Integrated Circuits and Signal Processing*, September 1997, pp. 71-79.