



SIGDA Publications on CD-ROM:

EURO-DAC96 with EURO-VHDL96

European Design Automation conference with
EURO-VHDL'96

PALEXPO
Sept. 16-20, 1996
Geneva, Switzerland

EURO-DAC '96 Proceedings © 1996 by IEEE. All rights reserved. No part of this book may be reproduced in any form, nor may it be stored in a retrieval system or transmitted in any form without written permission of IEEE.

CDROM produced by ACM SIGDA CD-ROM Project.

ACM Order # 478961

ISBN # 0-89791-848-7

IEEE Computer Society Catalog
RS00119

Click on the text below to go to:

EURO-DAC 96:

[Cover Page](#)

[Front Matter](#)


[Table of Contents](#)

[Session Index](#)

[Author Index](#)

EURO-DAC '96

European
Design Automation
Conference
with EURO-VHDL '96



PALEXPO
Geneva, Switzerland
September 16–20, 1996

PROCEEDINGS

Sponsored by

 Gesellschaft für Informatik e.V.

 IEEE Computer Society Technical Committee for Design Automation

 IEEE Circuits and Systems Society

 Association for Computing Machinery Special Interest Group on Design Automation

 IFIP 10.5

 EDAC

 CEPIS

 European C.A.D. Standardization Initiative

 Österreichische Computer Gesellschaft

 Schweizer Informatiker Gesellschaft

 IEEE Computer Society Press

 The Institute of Electrical and Electronics Engineers, Inc.

EURO-DAC'96

Proceedings

EURO-DAC'96

European Design Automation Conference with EURO-VHDL'96 and Exhibition

Geneva, Switzerland
September 16 – 20, 1996

Sponsored by

Gesellschaft für Informatik e.V.
IEEE Computer Society Technical Committee for Design Automation
IEEE Circuits and Systems Society
Association for Computing Machinery Special Interest Group on Design Automation
IFIP 10.5
EDAC
CEPIS
European C.A.D. Standardization Initiative
Österreichische Computer Gesellschaft
Schweizer Informatiker Gesellschaft

χ

IEEE Computer Society Press
Los Alamitos, California

Washington • Brussels • Tokyo



IEEE Computer Society Press
10662 Los Vaqueros Circle
Los Alamitos, CA 90720-1314

Copyright © 1996 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society Press, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Press Order Number [PR07573](#)

[Library of Congress Number 96-75523](#)

ISBN 0-8186-7573-X

IEEE Order Plan Catalog Number 96CB36000

[IEEE Order Plan ISBN 0-8186-7574-8](#)

[IEEE Order Plan ISBN 0-8186-7575-6](#) (microfiche)

ACM Order Number 478962

Additional copies may be ordered from:

IEEE Computer Society Press
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1-714-821-8380
Fax: + 1-714-821-4641
E-mail: cs.books@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1-908-981-1393
Fax: + 1-908-981-9667
mis.custserv@computer.org

IEEE Computer Society
13, Avenue de l'Aquilon
B-1200 Brussels
BELGIUM
Tel: + 32-2-770-2198
Fax: + 32-2-770-8505
euro.ofc@computer.org

IEEE Computer Society
Ooshima Building
2-19-1 Minami-Aoyama
Minato-ku, Tokyo 107
JAPAN
Tel: + 81-3-3408-3118
Fax: + 81-3-3408-3553
tokyo.ofc@computer.org

Additional copies may be ordered prepaid from:

ACM Order Department, P.O. Box 12114, Church Street Station, New York, NY 10257

Phone: 1-800-342-6626 (USA & Canada); +1-212-626-0500 (all countries); Fax: +1-212-944-1318; e-mail: orders@acm.org

ACM European Service Center, 108 Cowley Road, Oxford OX4 1JF, UK

Phone: +44-1-865-382338; Fax: +44-1-865-381338; e-mail: acm_europe@acm.org; URL: <http://www.acm.org>

Editorial production by Bob Werner

Art design and production by Joe Daigle/Studio Productions

Printed in the United States of America by Continental Graphics



The Institute of Electrical and Electronics Engineers, Inc.

Table of Contents

EURO-DAC'96 — European Design Automation Conference with EURO-VHDL'96 and Exhibition

Welcome	xvi
Steering Committee Members EURO-DAC'96 with EURO-VHDL'96	xvii
Program Committee Members EURO-DAC'96	xviii
Program Committee Members EURO-VHDL'96	xx
Reviewer's Board EURO-DAC'96 with EURO-VHDL'96	xxi

Session D-01: Analog and Mixed Mode Simulation

Chair: Bernhard Klaassen, GMD, Sankt Augustin, Germany

The approaches presented in this session help to combine different levels of simulation: First, a hierarchical methodology for analogue behavioural modelling, followed by an approach combining timing and circuit simulation. The third paper presents a generalized coupling concept for analogue simulation.

A Hierarchical Approach to the Analog Behavioral Modeling of Neural Networks Using HDL-A	2
<i>M. Ahmed, H. Ragaie, H. Haddara</i>	
BRASIL: The Braunschweig Mixed-Mode-Simulator for Integrated Circuits	10
<i>U. Bretthauer, E. Horneber</i>	
Generalized Coupling as a Way to Improve the Convergence in Relaxation-Based Solvers	15
<i>V. Dmitriev-Zdorov</i>	

Session D-02: Low Power Synthesis

Chair: Enrico Macii, Politecnico di Torino, Italy

This session presents two papers on techniques for low power analysis and synthesis. The first paper accounts for temporal and spatial correlations in estimating transition probabilities for sequential circuits. The second paper describes a state assignment technique for achieving low-power FSMs, given the input sequences.

Power Analysis for Sequential Circuits at Logic Level	22
<i>M. Senn, P. Schneider, B. Wurth</i>	
State Assignment for FSM Low Power Design	28
<i>M. Koegst, K. Feske, G. Franke</i>	

Session D-03: Design Experience

Chair: Klaus D. Mueller-Glaser, ITIV Universität Karlsruhe, Germany

Experiences in methodologies and tools used for the design of electronic control units in automotive and robotic applications are presented. Issues are specification, system level modelling and simulation, HW / SW tradeoffs, Fuzzy vs. PID-control, analog ASIC design, commercial tool usage.

Specification and Design of Electronic Control Units	36
<i>J. Bortolazzi, T. Hirth, T. Raith</i>	

Exploration of Hardware/Software Design Space through a Codesign of Robot Arm Controller	42
<i>M. Abid, A. Changuel, A. Jerraya</i>	
Design of an Adaptive Motors Controller Based on Fuzzy Logic Using Behavioral Synthesis.....	48
<i>A. Changuel, A. Jerraya, R. Rolland</i>	
Implementing Fuzzy Control Systems using VHDL and Statecharts	53
<i>V. Salapura, V. Hamann</i>	
A Top Down Mixed-Signal Design Methodology using a Mixed-Signal Simulator and Analog HDL.....	59
<i>T. Murayama, Y. Gendai</i>	

Session D-04: Timing Modeling

Chair: Jacques Benkoski, EurEPIC Sarl, Gières, France

This session covers the evolving nature of the timing problems; what were previously second order effects such as glitches and interconnect must now be modeled. Asynchronous designs are also becoming more common and their timing problems must be addressed as well.

New Approach in Gate-Level Glitch Modelling	66
<i>D. Rabe, W. Nebel</i>	
A New Concept for Accurate Modeling of VLSI Interconnections and its Application for Timing Simulation	72
<i>B. Wunder, G. Lehmann, K. Müller-Glaser</i>	
Timing Verification for Asynchronous Design	78
<i>R. Davies, J. Woods</i>	

Session D-05: Design Flow and Design Management

Chair: Ralph H.J.M. Otten, Delft University of Technology, The Netherlands

Starting from a novel approach for designing and implementing controllers targetted for structured data processing, design flows, design flow data management, design flow planning and control and design flow generation is discussed.

A System for Compiling and Debugging Structured Data Processing Controllers	86
<i>A. Seawright, J. Buck, U. Holtmann, W. Meyer, B. Pangrle, R. Verbrugghe</i>	
A Graphical Data Management System for HDL-Based ASIC Design Projects.....	92
<i>C. Mayer, J. Pleickhardt, H. Sahn</i>	
An Integrated Concept for Design Project Planning and Design Flow Control.....	98
<i>M. Ryba, U. Baitinger</i>	
Automatic Workflow Generation.....	104
<i>V. Shepelev, S. Director</i>	

Session D-06: (Panel) What's Hot in Low Power Design?

Chair: Enrico Macii, Politecnico di Torino, Italy

For today's electronic devices low-power dissipation is desirable, and for some special applications, power consumption is a critical issue. An integrated framework for low power design of digital systems must provide the user with tools for low power synthesis at different levels of abstractions; in particular, low power consumption needs to be targeted at the system, architectural, logic and physical levels. Besides synthesis algorithms, the availability of tools for accurately estimating power consumption of systems at different stages of the design process is essential. This panel will investigate the progress that has been made in this area in the last few years. Both the academic and the industrial point of views will be illustrated and discussed by designers and scientists active in this field.

Panelists:

Jordi Cortadella , Universidad Politecnica Catalunya, Barcelona, Spain

Giovanni de Micheli, Stanford University, CA, USA

Massoud Pedram, University of Southern California, Los Angeles, CA, USA

Jan Rabaey, University of California at Berkeley, CA, USA

Rob Roy, NEC C&C Research Laboratory, Princeton, NJ, USA

Kees van Berkel, Philips Research Laboratories, Eindhoven, The Netherlands

Session D-07: Partitioning

Chair: Klaus Buchenrieder, Siemens AG, München, Germany

This session is introduced with an invited talk which gives a comprehensive overview of the state of the art in HW/SW partitioning. After that, two research papers present partitioning approaches based on combinatorial optimization methods.

Synthesis from Mixed Specifications	114
<i>G. de Micheli, V. Mooney,</i>	
<i>C. Coelho, T. Sakamoto</i>	
A System Level HW / SW Partitioning and Optimization Tool	120
<i>M. Schwiegershausen, H. Kropp, P. Pirsch</i>	
A New HW / SW Partitioning Algorithm for Synthesizing the Highest Performance	
Pipelined ASIPs with Multiple Identical FUs.....	126
<i>M. Imai, N. Binh, A. Shiomi</i>	

Session D-08: Logic and FSM Synthesis

Chair: Utz Baitinger, IPVR Universität Stuttgart, Germany

The first paper incorporates sequential optimization into hierarchical synthesis. The second one describes a controller synthesis technique from regular expressions describing protocol-intensive applications. The third paper combines both behavioural and spectral domains in boolean matching for technology mapping.

Automatic Structuring and Optimization of Hierarchical Designs.....	134
<i>H. Eikerling, W. Rosenstiel</i>	
Controller Optimization for Protocol Intensive Applications.....	140
<i>A. Crews, F. Brewer</i>	
Library Based Technology Mapping Using Multiple Domain Representations.....	146
<i>J. Bullmann, W. Rosenstiel, E. Schubert, U. Kebschull</i>	

Session D-09: BDD Optimization Techniques

Chair: Hans Eeking, Technische Universität Darmstadt, Germany

Two papers introduce compilation techniques and a new calculation method for boolean operations on OBDDs. In addition, decomposition and re-encoding procedures for the OBDD-based symbolic traversal of FSMs are presented.

Compilation of Optimized OBDD-Algorithms	152
<i>S. Höreth</i>	
Incremental Re-Encoding for Symbolic Traversal of Product Machines	158
<i>G. Cabodi, P. Camurati, L. Lavagno, S. Quer, R. Brayton, E. Sentovich</i>	
MORE: An Alternative Implementation of BDD Packages by Multi-Operand Synthesis.....	164
<i>A. Hett, B. Becker, R. Drechsler</i>	
Decomposed Symbolic Forward Traversals of Large Finite State Machines.....	170
<i>S. Quer, G. Cabodi, P. Camurati</i>	

Session D-10: Codesign Methodology and Cospecification

Chair: Klaus D. Müller-Glaser, ITIV Universität Karlsruhe, Germany

This session presents three papers on codesign approaches based on different specification formalisms. The first paper uses a combination of C, VHDL and a rules file, the second paper employs extended Statecharts, and the last paper is based on annotated task graphs.

COMET: A Hardware-Software Codesign Methodology	178
<i>M. Knieser, C. Papachristou</i>	
Mapping Statechart Models onto an FPGA-Based ASIP Architecture.....	184
<i>C. Veith, K. Buchenrieder, A. Pyttel</i>	
MILP Based Task Mapping for Heterogeneous Multiprocessor System	190
<i>A. Bender</i>	

Session D-11: System Level Design and Synthesis

Chair: Giovanni de Micheli, Stanford University, CA, USA

This session addresses system design issues for software and hardware. The first paper describes a technique for instructionset selection that can improve code quality for embedded DSPs. The second paper presents a system-level performance estimation technique that accounts for memories and pipelined functional units. The last paper introduces packaging constraints into the system synthesis process by presenting a hierarchical behavioral partitioning algorithm.

Instruction Selection for Embedded DSP's with Complex Instructions	200
<i>R. Leupers, P. Marwedel</i>	
Rapid Performance Estimation for System Design	206
<i>S. Narayan, D. Gajski</i>	
Hierarchical Behavioral Partitioning for Multicomponent Synthesis	212
<i>V. Srinivasan, N. Kumar, R. Vemuri</i>	

Session D-12: New Aspects on Testing

Chair: Chair: Wilfried Daehn, SICAN GmbH, Hannover, Germany

This session addresses path delay fault testability, weighted random pattern testing, BIST, and the testable design of SC circuits.

Testable Path Delay Fault Cover for Sequential Circuits	220
<i>A. Krstic, K. Cheng, S. Chakradhar</i>	
Efficient Random Testing with Global Weights	227
<i>A. Kunzmann</i>	
Fault Tolerant and BIST Design of a FIFO Cell	233
<i>P. Prinetto, F. Corno, M. Sonza Reorda</i>	
A Digital Method for Testing Embedded Switched Capacitor Filters	239
<i>M. Robson, G. Russell</i>	

Session D-13: Codesign Methodology and Cosimulation

Chair: Ahmed Amine Jerraya, TIMA/INPG, Grenoble Cedex, France

This session combines a paper on the cosimulation of mechatronic systems and three papers on codesign methodology. In the papers on methodology emphasis is given to design reuse aspects, life-cycle aspects, and the role of simulation in Hardware/Software Codesign.

Hardware/Software-Cosimulation for Mechatronic System Design.....	246
<i>G. Pelz, J. Bielefeld, G. Hess, G. Zimmer</i>	
CoWare — A Design Environment for Heterogenous Hardware/Software Systems.....	252
<i>K. Van Rompaey, I. Bolsens, H. De Man, D. Verkest</i>	
An Approach for Integrated Specification and Design of Real-Time Systems.....	258
<i>Y. Tanurhan, H. Gözl, S. Schmerler, K. Müller-Glaser</i>	
An Integrated Approach to Engineering Computer Systems.....	264
<i>D. Evans, P. Green, D. Morris</i>	

Session D-14: (Joint Panel EURO-DAC and EURO-VHDL)

Which Formal Verification Technique is More Applicable in Industry Today:

Equivalence Checking or Property Checking?

Chair: Luc Claesen, IMEC, Leuven, Belgium

Growing system integration and complexity currently require extreme attention towards design correctness. Formal verification methods have evolved over the last few year into industrial application. This panel will explore the potentials and difficulties for industrial adoption of formal verification in design flows.

Panelists:

Pierre Ragon, Philips TRT Communication Systems, Le Plessis Robinson, France

Michael Payer, Siemens, München, Germany

Frederic Rocheteau, SGS Thomson INMOS Ltd., Almondsbury, UK

Simon Read, COMPASS Design Automation, Rochester, MN, USA

Dominique Borrione, TIMA/INPG, Grenoble Cedex, France

Gerry Musgrave, Abstract Hardware Ltd. and Brunel University of West London, Uxbridge, UK

Session D-15: Key Technologies and CAD of Microsystems

**Chair: Karl-Heinz Diener, Fraunhofer Gesellschaft —
Institut für Integrierte Schaltungen, Dresden, Germany**

The microsystem technology opens new ways for the integration of different sensors and actuators together with electronic components (mostly for information processing) on silicon. The inherent integration process is aimed at setting up flexible, adaptive, and intelligent systems intended to be applied to new products. The design of Microsystems requires to become familiar with both the dedicated technology for production and also the sophisticated CAD tools and systems. The goal of this session is to inform on what is feasible with key technologies for Microsystems, and how to design microsystems. That will be presented by two invited talks based on several examples of latest applications .

Spotlights on Recent Developments in Microsystem Technology..... 274
S. Büttgenbach

†CAD of Microsystems — A Challenge for System Engineering..... 280
K. Müller-Glaser

Session D-16: Asynchronous Synthesis and Storage Optimization

Chair: Jordi Cortadella, Universidad Politecnica Catalunya, Barcelona, Spain

This session contains two regular papers on asynchronous circuit synthesis and two short papers on techniques for storage optimization at the RT/logic and the behavioral level.

A Heuristic Covering Technique for Optimizing Average-Case Delay in the
Technology Mapping of Asynchronous Burst-Mode Circuits..... 284
P. Beerel, W. Chou, K. Yun

Automatic Synthesis of Extended Burst-Mode Circuits Using Generalized C-Elements..... 290
K. Yun

Storage Optimization by Replacing Some Flip-Flops with Latches..... 296
Y. Lin, T. Wu

Assignment of Storage Values to Sequential Read-Write Memories 302
S. Gerez, E. Woutersen

Session D-17: Modelling, Simulation of Microsystems and Multi Layer Routing in PCBs

**Chair: Wolfgang Nebel, Carl-von-Ossietzky-Universität and
OFFIS, Oldenburg, Germany**

Because of their multi-disciplinary nature, the design of microsystems requires the using of CAD tools and systems. Modelling and simulation seem to be the crucial steps to coming up with right first designs. Two papers are addressed to that problem. Generally, the system integration realized by microsystems on silicon and PCBs, respectively, demands to pay most attention to achieving acceptable solutions of wiring the components necessary for creating systems. This problem will be tackled in the session, too.

Estimation of the Number of Routing Layers and Total Wirelength in a PCB through Wiring
Distribution Analysis 310
I. Hom, J. Granacki

Describing Space-Continuous Models of Microelectromechanical Devices for Behavioral Simulation	316
<i>Z. Mrcarica, H. Detter, D. Glozic, V. Litovski</i>	

Simulation and Design Optimization of Microsystems Based on Standard Simulators and Adaptive Search Techniques	322
<i>W. Süß, H. Eggert, M. Gorges-Schleuter, W. Jakob, S. Meinzer, A. Quinte</i>	

Session D-18: Timing Issues in Synthesis

Chair: Kurt J. Antreich, TU München, Germany

This session contains papers describing issues at the behavioural, RTL and logic levels. The first paper describes a clock optimization technique for pipelined implementations of design behaviors. The second paper addresses the problem of false paths in delay estimation at the RT-level. The third paper describes a timing optimization technique at the logic level that employs improved redundancy addition and removal.

Clock Optimization for High-Performance Pipelined Design	330
<i>H. Juan, S. Bakshi, D. Gajski</i>	

False Path Exclusion in Delay Analysis of RTL-Based Datapath-Controller Designs	336
<i>C. Papachristou, M. Nourani</i>	

Timing Optimization by an Improved Redundancy Addition and Removal Technique.....	342
<i>L. Entrena, E. Olías, J. Uceda, J. Espejo</i>	

Session D-19: Physical Design for Deep Submicron

Chair: Tokinori Kozawa, Semiconductor Technology Academic Research Center, Tokyo, Japan

There are many restrictions to design sub-micron LSI. To solve this difficulties designer expect to have good tradeoffs by generic methods. An invited paper reviews the problem of deep submicron LSI design. The second paper gives an interactive floor planner based on the generic algorithm. The third paper presents a clock router taking the capacitance caused by parallel and cross segments.

Physical Design CAD in Deep Sub-Micron Era	350
<i>T. Mitsuhashi, M. Murakata, K. Yoshida, T. Aoki</i>	

EXPLORER: An Interactive Floorplanner for Design Space Exploration	356
<i>H. Esbensen, E. Kuh</i>	

A Practical Clock Router that Accounts for the Capacitance Derived from Parallel and Cross Segments.....	362
<i>M. Seki, K. Kato, S. Kobayashi, K. Tsurusaki</i>	

Session D-20: Architectural Synthesis Techniques

Chair: Manfred Glesner, Technische Universität Darmstadt, Germany

This session contains three papers addressing different aspects of architectural synthesis. The first paper presents a combined approach for functional pipelining, component selection and scheduling. The second paper describes a low-power module assignment technique for pipelined design. The last paper uses self-checking as a requirement for scheduling in architectural synthesis.

Component Selection in Resource Shared and Pipelined DSP Applications.....	370
<i>S. Bakshi, D. Gajski, H. Juan</i>	
Module Assignment for Low Power.....	376
<i>M. Pedram, J. Chang</i>	
A High-Level Synthesis Approach to Optimum Design of Self-Checking Circuits.....	382
<i>M. Sami, A. Antola, V. Piuri</i>	

Session D-21: (Panel) When do EDA Tools Hit the Submicron Wall?

Chair: Luke Collins, Electronic Times, London, UK

Panelists:

Jean-Marc Chateau, SGS Thomson Microelectronics, Grenoble Cedex, France

Moshe Steiner, Intel Israel Ltd., Haifa, Israel

Jacques Benkoski, EurEPIC, Gires, France

Franck Poirot, Compass Design Automation, Sophia Antipolis, France

Session D-22: CAD for Analog Circuit

Chair: Wolfram Glauert, University of Erlangen-Nürnberg, Erlangen, Germany

Since the constraints for analog LSI design are different from digital design, the conventional CAD for digital circuits cannot easily be applied to analog design. There are two papers charanging the difficulties of analog design. The first paper gives analog circuit partitioning dealing with analog specific constraints. The second paper presents and enumerative algorithm generating slicing placements.

Global Stacking for Analog Circuits.....	392
<i>B. Arsintescu, S. Spânouche</i>	

TINA: Analog Placement using Enumerative Techniques Capable of Optimizing both Area and Net Length.....	398
<i>T. Abthoff, F. Johannes</i>	

Session V-01: Analysis Tools

Chair: Serafin Olcoz, TGI S.A., Madrid, Spain

The two papers of this session deal with an emergent topic: the analysis and estimation of the quality of VHDL descriptions. Quality covers the areas of testability, reusability, maintainability and portability. The measurements of these features will allow to VHDL designers to move towards and engineering approach to VHDL-based design.

Software Methodologies for VHDL Code Static Analysis based on Flow Graphs	406
<i>D. Sciuto, L. Baresi, C. Bolchini</i>	

A VHDL Reuse Workbench.....	412
<i>G. Lehmann, K. Müller-Glaser, B. Wunder</i>	

Session V-02: Beyond VHDL

Chair: Wolfgang Ecker, Siemens AG, München, Germany

Born in 1985 as version 7.2, VHDL should be alive at least until 2015 considering the lifespan of military products. Or is it possible that the other parent of VHDL — namely IEEE, determines the lifespan of VHDL? This and other questions about the future of VHDL should be answered in this session.

Beyond VHDL: Textual Formalisms, Visual Techniques, or Both?.....	420
<i>F. Rammig</i>	
Object-Oriented Hardware Modelling — Where to Apply and what are the Objects?.....	428
<i>G. Schumacher, W. Nebel</i>	
Hardware / Software Partitioning of VHDL System Specifications.....	434
<i>P. Eles, K. Kuchcinski, Z. Peng, A. Doboli</i>	

Session V-03: (Panel) What Advantages Can We Expect from Object-Oriented Extensions to VHDL?

Chair: Jean-Michel Bergé, France Telecom CNET, Meylan Cedex, France

Object Oriented techniques have proven to be successful in software engineering. The temptation is therefore great to apply them to the hardware domain. The current version of VHDL does not support Object Oriented Modeling and several proposals for extending the language in this direction have been published. An IEEE study group has also been created on this topic. This panel will try to answer the question above from both the academic and user point of views.

Panelists:

David L. Barton, intermetrics, Inc., McLean, VA, USA

Wolfgang Ecker, Siemens AG, München, Germany

Wolfgang Nebel, Carl-von-Ossietzky Universität and OFFIS, Oldenburg, Germany

Serafin Olcoz, TGI, Madrid, Spain

Gregory D. Peterson, Wright Laboratory, WPAFB, OH, USA

Session V-04: Fault Modeling and Design for Testability

Chair: Eugenio Villar, University de Cantabria, Santander, Spain

In this session, four papers addressing different aspects regarding the use of VHDL in fault modeling and desing for testability are included. The different techniques proposed aim to evaluate the design testability in the earlier stages of the design process thus reducing the design for testability costs of the whole design process.

BDD-Based Testability Estimation of VHDL Designs.....	444
<i>E. Macii, M. Poncino</i>	
<i>F. Ferrandi, F. Fummi, D. Sciuto</i>	
VHDL Fault Simulation for Defect-Oriented Test and Diagnosis of Digital ICs	450
<i>J. Teixeira, F. Celeiro, L. Dias, J. Ferreira, M. Santos</i>	
Model Generation of Test Logic for Macrocell Based Designs	456
<i>E. de la Torre, J. Calvo, J. Uceda</i>	
A Fault Model for VHDL Descriptions at the Register Transfer Level.....	462
<i>T. Riesgo, J. Uceda</i>	

Session V-05: Formal Methods

Chair: Werner Damm, Carl von Ossietzky Universität, Oldenburg, Germany

This session groups three complementary approaches towards the formal analysis of VHDL designs. The first paper provides a systematic approach allowing to characterize that subset of VHDL, whose behaviour can be faithfully abstracted to a synchronous finite-state machine. Suppose a design error has been detected, e.g. through model-checking, how do we then locate that part of the circuit responsible for the error? This question is answered in the second paper of this session w.r.t. a fault-model for gate-level designs claimed to be typical for design errors. Ideally, designs are correct by construction. A possible set up to systematically develop correct VHDL-code from logical specifications following the refinement paradigm is described in the last paper of this session.

The Maximal VHDL Subset with a Cycle-Level Abstraction.....	470
<i>W. Baker, A. Newton</i>	
Automatic Diagnosis may Replace Simulation for Correcting Simple Design Errors.....	476
<i>A. Wahba, D. Borriore</i>	
A Refinement Calculus for VHDL	482
<i>P. Breuer, C. Delgado-Kloos,</i> <i>N. Martínez-Madrid, L. Sánchez, A. Marín</i>	

Session V-06: Modeling Methodologies

Chair: Victor Berman, Cadence Design Systems Inc., Chelmsford, MA, USA

Analysis of Different Protocol Description Styles in VHDL for High-Level Synthesis	490
<i>M. Rahmouni, A. Jerraya, P. Kission,</i> <i>A. Mesquita, A. Pedroza, L. Pirmez</i>	
Hardware Synthesis from Requirement Specifications	496
<i>K. Feyerabend, R. Schlör</i>	
Modeling ASIC Memories in VHDL.....	502
<i>E. Balaji, P. Krishnamurthy</i>	
Stepwise Refinement of Behavioral VHDL Specifications by Separation of Synchronization and Functionality	509
<i>C. Schneider, W. Ecker</i>	

Session V-07: Synthesis

Chair: Ahmed Amine Jerraya, TIMA/INPG, Grenoble Cedex, France

This session deals with three important issues in synthesis with VHDL: Parallel controlled synthesis, timing constraints management, and extending VHDL subsets for synthesis.

Synchronous Parallel Controller Synthesis from Behavioral Multiple-Process VHDL Description.....	516
<i>K. Bilinski, E. Dagless, J. Mirkowski</i>	
Specification and Management of Timing Constraints in Behavioral VHDL.....	522
<i>F. Curatelli, M. Chirico, L. Mangeruca</i>	

Towards Maximising the use of Structural VHDL for Synthesis	528
<i>K. O'Brien, S. Maginot, A. Robert</i>	

Session V-08: System Level Design

Chair: Ronald Waxman, University of Virginia, Charlottesville, VA, USA

The underlying theme of this session is the power of VHDL to support many aspects of design at the highest levels of design abstraction. This range is exemplified by three papers. The range covers such diverse areas as asynchronous communication and hardware/software co-design, evaluation of fault tolerance and error detecting mechanisms, and specification modeling coupled with the design process.

Fault Behavior Observation of a Microprocessor System through a VHDL Simulation-Based Fault Infection Experiment	536
<i>P. Prinetto, A. Benso, F. Corno, M. Rebaudengo, M. Sonza Reorda A. Amendola, L. Impagliazzo, P. Marmo</i>	

System Design Using an Integrated Specification and Performance Modeling Methodology	542
<i>A. Sarkar</i>	

An Extendable MIPS-I Processor Kernel in VHDL for Hardware/Software Co-Design	548
<i>M. Gschwind, D. Maurer</i>	

Session V-09: VHDL and Mixed Signal Design

**Chair: Alain Vachoux, Swiss Federal Institute of Technology (EPFL),
Lausanne, Switzerland**

This session begins with an invited paper in the IEEE VHDL 1076.1 standard proposal to extend VHDL to handle analog and mixed-signal systems. At that time, a ballotable language reference manual will be available. The IEEE ballot process is planned to start before the end of year 1996. The second paper proposes interesting guidelines to enhance the usability of VHDL 1076.1 to describe mixed-signal designs. The third paper is more tool oriented as it proposes a new intermediate format able to represent mixed-signal descriptions in a consistent way.

VHDL 1076.1 — Analog and Mixed Signal Extensions to VHDL	556
<i>E. Christen, K. Bakalar</i>	

Entity Overloading for Mixed-Signal Abstraction in VHDL	562
<i>R. Shi</i>	

KIR — A Graph-Based Model for Description of Mixed Analog/Digital Systems	568
<i>C. Grimm, K. Waldschmidt</i>	

Session V-10: (Panel) The Open Forum Model

Chair: Victor Berman, Cadence Design Systems Inc., Chelmsford, MA, USA

Index of Authors.....	577
-----------------------	-----

†Note: the author may be contacted for the full manuscript at:

Klaus Mueller-Glaser
Institut fuer Technik der Informationsverarbeitung, Universität Karlsruhe
D- 76128 Karlsruhe. Fax 0721-607438. <e-mail kmg@itiv.uni-karlsruhe.de>

Welcome

Welcome to EURO-DAC'96 with EURO-VHDL'96.

As we welcome you all to EURO-DAC'96 with EURO-VHDL'96 in Geneva, the fifth and premier event to support the European Electronic Design Automation Industry, we are realizing our objective of blending the latest scientific research with exhibits which display the best EDA-products worldwide with a User Forum for disseminating practical application experience.

The event gives the european professional greater access to the information needed to perform and excel in the fast pace world of Electronic Design.

As we enter the era of deep submicron design and complete systems on silicon new challenges are emerging for design automation if it is to stay in step with the rapid advances in implementation technology. These range from new modelling methods through more comprehensive analysis techniques; the merging of disparate design disciplines to new means to manage the volume of data and the design process. While designing at higher and higher levels of abstraction in order to deal with complexity is becoming the norm stronger links at all stages between specification and implementation are required in order to ensure finer geometries and faster clocking speeds from the manufactured devices.

But that is what makes our industry so exciting; over the whole range, from leading edge theory to user experience, the event will comprise panel sessions, tutorials, keynote talks and vendor sessions designed to stimulate lively discussion. At EURO-DAC '96 with EURO-VHDL '96 theory and practice ideally combine through the overall concept of conference and exhibition to progress the industry it serves.

Graham Symonds, General Chair'96
Viewlogic Systems Ltd., Bracknell, Berkshire, UK

Steering Committee Members EURO-DAC'96 with EURO-VHDL'96

General Chair

Graham Symonds Viewlogic Systems Ltd., Bracknell, UK

Program Chair

Wolfgang Nebel Carl-von-Ossietzky-Universität, Oldenburg, Germany

Finance Chair

Volker Dueppe Siemens AG, München, Germany

VHDL Program Chair

Jean Mermet ECSI European CAD, Gieres, France

Designer Track

Richard Hagelauer Johannes-Kepler-Universität, Linz, Austria

Tutorials

Franz Rammig Universität GH Paderborn, Paderborn, Germany

Publicity

Fred Santamaria Compass Design Automation, Palaiseau, France

Vendors Task Force

Karsten Popp Mentor Graphics S.a.r.l., Velizy-Villacoublay, France

Organizer

Joseph Rath MESAGO, Stuttgart, Germany

Wolfgang Rosenstiel Universität Tuebingen, Tübingen, Germany

Gerald Musgrave Brunel University of West London, Uxbridge, UK

Hermann Rampacher Gesellschaft fuer Informatik e.V., Bonn, Germany

Egon Hoerbst Siemens AG, München, Germany

Gilles Gruel Zuken-Redac SA, Les Ulis, France

Sabine Roessel Siemens AG, München, Germany

Steve B. Furber University of Manchester, Manchester, UK

Sabina Merrill EDAC, Microtec Research, Santa Clara, USA

Joanne DeGroat IEEE CS, Ohio State University, Columbus, USA

Ian Getreu IEEE-CAS, Analogy, Beaverton, USA

James P. Cohoon ACM/SIGDA, University of Virginia, Charlottesville, USA

Bryan T. Preas DAC, Xerox Parc Corp., Palo Alto, USA

Takayuki Yanagawa IFIP 10.5, NEC, Tokyo, Japan

Raul Camposano ASP-DAC, Synopsys, Mountain View, USA

Alexander Stempkovsky Adacemy of Science of Russia, Moscow, Russia

Program Committee Members EURO-DAC '96

Einar Johan Aas, Trondheim University, Norway
Prathima Agrawal, AT&T Bell Laboratories, Murray Hill, NJ, USA
Mart Altmaee, Synthesia AB, Kista, Sweden
Kurt J. Antreich, Technische Universität München, Germany
Utz G. Baitinger, Universität Stuttgart, Germany
Erich Barke, Universität Hannover, Germany
Jacques Benkoski, EurEPIC Sarl, Gieres (Grenoble), France
Ben Bennetts, Synopsys (Northern Europe) Ltd., Reading, UK
Massimo Bombana, Italtel a Stet and Siemens Comp., S.p.A, Settimo Milanese (MI), Italy
Franc Brglez, North Carolina State University, Res.Triangle Park, NC, USA
Klaus Buchenrieder, Siemens AG, München, Germany
Paolo Camurati, Politecnico di Torino, Italy
Luc Claesen, IMEC, Leuven, Belgium
Jose Luis Conesa, TID Telefonica, Madrid, Spain
Francesco Curatelli, University of Genova, Italy
Wilfried Daehn, SICAN GmbH, Hannover, Germany
Giovanni De Micheli, Stanford University, Stanford, CA, USA
Carlos Delgado-Kloos, Universidad Politecnica de Madrid, ETSI Telecom, Spain
Karl-Heinz Diener, Fraunhofer Gesellschaft, Institut für Integr.Schaltungen, Dresden, Germany
Antun Domic, Cadence Design Systems, Inc., San Jose, CA, USA
Nikil Dutt, University of California at Irvine, CA, USA
Bernhard Eschermann, ABB Brown Boveri Management AG, Baden, Switzerland
Hans Eveking, Technische Universität Darmstadt, Germany
Joan Figueras, Universitat Politecnica de Catalunya, Barcelona, Spain
Nick Filer, University of Manchester, UK
John Forrest, University of Manchester, UK
Steve B. Furber, University of Manchester, UK
Daniel D. Gajski, University of California at Irvine, CA, USA
Wolfram Glauert, Universität Erlangen-Nuernberg, Erlangen, Germany
Manfred Glesner, Technische Universität Darmstadt, Germany
Ulrich Golze, Technische Universität Carolo-Wilhelmina zu Braunschweig, Germany
Costas E. Goutis, University of Patras, Greece
Carlo Guardiani, SGS Thomson Microelectronics, Agrate Brianza, Italy
Richard Hagelauer, Johannes Kepler Universität Linz, Austria
Jim Heaton, International Computers Ltd., Corporate Systems, Manchester, UK
Masaharu Imai, Osaka University, Japan
Ahmed Amine Jerraya, TIMA / INPG, Grenoble Cedex, France
Frank M. Johannes, Technische Universität München, Germany
Hilary J. Kahn, University of Manchester, UK
Kurt Keutzer, Synopsys Inc., Mountain View, CA, USA
Hilton Kirk, Philips Semiconductors Ltd., Southampton, UK
Tokinori Kozawa, Semiconductor Technology, Academic Research Center, Tokyo, Japan
Ramayya Kumar, Forschungszentrum Informatik, Karlsruhe, Germany
Arno Bernd Kunzmann, Forschungszentrum Informatik, Karlsruhe, Germany
Rainer Laur, Universität Bremen, Germany
Marc Laurent, Matra MHS S.A., Nantes Cedex, France
Ulrich Lauther, Siemens AG, München, Germany
Carlos Lopez Barrio, TID Telefonica, Madrid, Spain
Enrico Macii, Politecnico di Torino, Italy
Otto Manck, Technische Universität Berlin, Germany

Klaus D. Mueller-Glaser, Universität Karlsruhe ITIV, Germany
Gerald Musgrave, Brunel University of West London and Abstract Hardware Ltd., Uxbridge, UK
Sanjiv Narayan, Viewlogic Systems Inc., Marlboro, MA, USA
Wolfgang Nebel, Carl von Ossietzky Universität and OFFIS e.V., Oldenburg, Germany (Program Chair)
A. Richard Newton, University of California at Berkeley, CA, USA
Ralph H.J.M. Otten, Delft University of Technology, The Netherlands
Karl Ludwig Paap, GMD, Sankt Augustin, Germany
Massoud Pedram, University of Southern California, Los Angeles, CA, USA
Veronique Pevtschin, Commission of the European Communities, Bruxelles, Belgium
Peter Pirsch, Universität Hannover, Germany
Franck Poirot, Compass Design Automation, Sophia Antipolis, France
Bryan T. Preas, Xerox Parc Corp., Palo Alto, CA, USA
Paolo Prinetto, Politecnico di Torino, Italy
Franz Rammig, Universität GH Paderborn, Germany
Wolfgang Ries, Siemens AG, München, Germany
Wolfgang Rosenstiel, Universität Tuebingen, Germany
Davoud Samani, SGS Thomson Microelectronics, Crolles Cedex, France
Mariagiovanna Sami, Politecnico di Milano, Italy
Gabrielle Saucier, INPG/CSI, Grenoble Cedex, France
Anton Sauer, Siemens Nixdorf Informationssysteme AG, München, Germany
Johann Siegl, ZAM Anwenderzentrum Nuernberg e.V., Erlangen, Germany
Jorma Skyttae, Helsinki University of Technology, Espoo, Finland
Jergen Staunstrup, Technical University of Denmark, Lyngby, Denmark
Alexander L. Stempkovsky, Academy of Science of Russia, Moscow, Russia
Christer Svensson, Linköping University, Sweden
Djamshid Tavangarian, Universität Rostock, Germany
Kari Tiensyrjae, VTT Electronics, Oulu, Finland
Frank Vahid, University of California at Riverside, CA, USA
Massimo Vanzi, Accent Design Technology, Agrate Brianza, Italy
Takayuki Yanagawa, NEC Nippon Electric Corporation, Tokyo, Japan
Jan.M. van Campenhout, State University of Gent, Belgium
Hans A. van Nielen, Philips Semiconductors B.V., Nijmegen, The Netherlands

Program Committee Members EURO-VHDL '96

Mart Altmaee, Synthesia AB, Kista, Sweden
Jim Armstrong, Virginia Tech, Blacksburg, VA, USA
Przemyslaw Bakowski, Universite de Nantes, France
Jean-Michel Berge, France Telecom CNET, Meylan Cedex, France
Victor Berman, Cadence Design Systems Inc., Chelmsford, MA, USA
Jayaram Bhasker, AT & T Bell Labs., Allentown, PA, USA
Dominique Borrione, University of California at Berkeley, CA, USA
Klaus Buchenrieder, Siemens AG, München, Germany
Werner Damm, Carl von Ossietzky Universität, Oldenburg, Germany
Nikil Dutt, University of California at Irvine, CA, USA
Wolfgang Ecker, Siemens AG, München, Germany
Daniel D. Gajski, University of California at Irvine, CA, USA
John Hillawi, DA Solutions Ltd., Gosport, UK
Masaharu Imai, Osaka University, Japan
Ahmed Amine Jerraya, TIMA / INPG, Grenoble Cedex, France
Stan J. Krolkoski, COMPASS Design Automation, Rochester MN, USA
Ramayya Kumar, Forschungszentrum Informatik, Karlsruhe, Germany
Jean Mermet, ECSI, Gieres, France (Program Chair EURO-VHDL '96)
Valery M. Mikhov, State Committee on Higher Education, of the Russian Federation, Moscow, Russia
Gerald Musgrave, Brunel University of West London and Abstract Hardware Ltd., Uxbridge, UK
Wolfgang Nebel, Carl von Ossietzky Universität and OFFIS e.v., Oldenburg, Germany
Serafin Olcoz, TGI S.A., Madrid, Spain
Adam Pawlak, IRESTE, Nantes Cedex, France
Franz Rammig, Universität GH Paderborn, Germany
Sabine Roessel, Siemens AG, München, Germany
Wolfgang Rosenstiel, Universität Tuebingen, Germany
Jacques Rouillard, ESIM / IMT, Marseille Cedex, France
Peter Schwarz, Fraunhofer Gesellschaft, Institut für Integr.Schaltungen, Dresden, Germany
Donatella Sciuto, Politecnico di Milano, Italy
Francesco Sforza, SGS Thomson Microelectronics, Agrate Brianza, Italy
Moe Shahdad, Viewlogic Systems, Inc., Potomac, MD, USA
Kjetil Svarstad, SINTEF Electronics & Cybernetics, Trondheim, Norway
Alain Vachoux, Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland
Eugenio Villar, University de Cantabria, Santander, Spain
Flavio Rech Wagner, University Federal do Rio Grande do Sul, Porto Alegre, Brasil
Ronald Waxman, University of Virginia, Charlottesville, VA, USA
Hubertus von Dewitz, Commission of the European Communities, Bruxelles, Belgium

Reviewers Board EURO-DAC'96 with EURO-VDHL'96

Elfriede Abel, GMD GmbH, Sankt Augustin, Germany
Walter Anheier, Universität Bremen, Germany
Kurt J. Antreich, Technische Universität München, Germany
Utz G. Baitinger, Universität Stuttgart, Germany
Keith Baker, PHILIPS Research Laboratories, Eindhoven, The Netherlands
Erich Barke, Universität Hannover, Germany
Jacques Benkoski, EurEPIC Sarl, Gieres (Grenoble), France
Alfredo Benso, Politecnico di Torino, Italy
Jean-Michel Berge, France Telecom CNET, Meylan Cedex, France
Jayaram Bhasker, AT&T Bell Labs., Allentown, PA, USA
Alexios Birbas, University of Patras, Greece
Spyros Blionas, Intracom S.A., Peania Attika, Greece
Massimo Bombana, Italtel a Stet and Siemens Comp.S.p.A, Settimo Milanese, Italy
Ansgar Bredendfeld, GMD GmbH, Sankt Augustin, Germany
Eric Bruls, PHILIPS Research Laboratories, Eindhoven, The Netherlands
Marnik Brunfaut, State University of Gent, Belgium
Gianpiero Cabodi, Politecnico di Torino, Italy
Ney Laert Vliar Calazans, Pontificia Universidade Catolica do Rio Grande do Sul, Porto Alegre, Brazil
Paolo Camurati, Politecnico di Torino, Italy
Andy Carpenter, University of Manchester, UK
Fulvio Corno, Politecnico di Torino, Italy
Francesco Curatelli, University of Genova, Italy
Wilfried Daehn, SICAN GmbH, Hannover, Germany
Werner Damm, Carl von Ossietzky Universität, Oldenburg, Germany
Karl-Heinz Diener, Fraunhofer Gesellschaft, Institut fuer Integr.Schaltungen, Dresden, Germany
Nikil Dutt, University of California at Irvine, CA, USA
Wolfgang Ecker, Siemens AG, München, Germany
Martyn D. Edwards, University of Manchester, UK
Bernhard Eschermann, ABB Brown Boveri Management AG, Baden, Switzerland
Hans Eveking, Technische Hochschule Darmstadt, Germany
Bjoern Fjellborg, Ericsson Radio Systems, Stockholm-Kista, Sweden
John Forrest, University of Manchester, UK
Kunihiro Fujiyoshi, Japan Advanced Institute of Science, and Technology, Ishikawa, Japan
Dimitris Gizopoulos, NCSR Demokritos, Athens, Greece
Wolfram Glauert, Universität Erlangen-Nuernberg, Germany
Manfred Glesner, Technische Universität Darmstadt, Germany
Ulrich Golze, Technische Universität Carolo-Wilhelmina zu Braunschweig, Germany
Costas E. Goutis, University of Patras, Greece
Helmut Graeb, Technische Universität München, Germany
Werner Grass, Universität Passau, Germany
Carlo Guardiani, SGS Thomson Microelectronics, Agrate Brianza, Italy
Oliver Haberl, Ericsson Eurolab Germany GmbH, Hildesheim, Germany
Kazumi Hatayama, Hitachi Ltd., Hitachi Res.Laboratory, Ibaraki, Japan
Jim Heaton, International Computers Ltd., Corporate Systems, Manchester, UK
Roman Hermida, Universidad Complutense Madrid, Spain
Hannu Heusala, VTT Electronics, Oulu, Finland
Peter E.H. Hofmann, Universität Stuttgart, Germany
Kazuhito Ito, Saitama University, Japan

Tomonori Izumi, Tokyo Institute of Technology, Japan
 Ricardo Pezzuol Jacobi, Univ. Fed. Rio Grande do Sul, Porto Alegre, Brazil
 Ahmed Amine Jerraya, TIMA-CMP, Grenoble Cedex, France
 Hilary J. Kahn, University of Manchester, UK
 Sunil P. Khatri, UC Berkeley, CA , USA
 Hilton Kirk, Philips Semiconductors Ltd., Southampton, UK
 Odysseas Koufopavlou, University of Patras, Greece
 Thomas Kropf, Universität Karlsruhe, Germany
 Ramayya Kumar, Forschungszentrum Informatik, Karlsruhe, Germany
 Arno Bernd Kunzmann, Forschungszentrum Informatik, Karlsruhe, Germany
 Brian Lambert, Philips Semiconductors Ltd., Southampton, UK
 Rainer Laur, Universität Bremen, Germany
 Miriam Leaser, Northeastern University, Boston, USA
 Enrico Macii, Politecnico di Torino, Italy
 Enrico Malavasi, Cadence Design Systems Inc., San Jose, CA, USA
 Erik Jan Marinissen, PHILIPS Research Laboratories, Eindhoven, The Netherlands
 Mirella Mastretti, Italtel a Stet and Siemens Comp. S.p.A, Settimo Milanese, Italy
 Valery M. Mikhov, State Committee on Higher Education of the Russian Federation, Moscow, Russia
 Fernando Gehm Moraes, Univ. Fed. Rio Grande do Sul, Porto Alegre RS, Brazil
 Akira Motohara, Matsushita Elec. Industries Co., Moriguchi-shi Osaka, Japan
 Daniel Mozos, Universidad Complutense Madrid, Spain
 Joachim Mucha, Universität Hannover, Germany
 Wolfgang Nebel, Carl von Ossietzky Universität and OFFIS, Oldenburg, Germany
 Tatsuo Ohtsuki, Waseda University, Tokyo, Japan
 Antonis Paschalis, NCSR Demokritos, Athens, Greece
 Carlos Eduardo Pereira, Univ. Federal do Rio Grande do Sul, Porto Alegre, Brazil
 Veronique Pevtschin, Commission of the European, Communities, Bruxelles, Belgium
 Adam Postula, University of Queensland, Brisbane, Australia
 Viktor Preis, Siemens AG, München, Germany
 Paolo Prinetto, Politecnico di Torino, Italy
 Stefano Quer, Politecnico di Torino, Italy
 Dirk Rabe, Carl von Ossietzky Universität, Oldenburg, Germany
 Hans Rauch, Georg-Simon-Ohm Fachhochschule, Nuernberg, Germany
 Maurizio Rebaudengo, Politecnico di Torino, Italy
 David J. Rees, Edinburgh University, UK
 Teresa Riesgo, Univ.Politecnica de Madrid, Spain
 Sabine Roessel, Siemens AG, München, Germany
 Karlheinz Ronge, Fraunhofer-Institut fuer Integrierte, Schaltungen, Erlangen, Germany
 Wolfgang Rosenstiel, Universität Tuebingen, Germany
 Jacques Rouillard, ESIM/IMT- Institut Mediterranee, Marseille Cedex, France
 Michael Ryba, Universität Stuttgart, Germany
 Manoj Sachdev, PHILIPS Research Laboratories, Eindhoven, The Netherlands
 Mariagiovanna Sami, Politecnico di Milano, Italy
 Detlef Schmid, Universität Karlsruhe, Germany
 Norbert Schuhmann, Ingenieurbuero Schuhmann, Nuernberg, Germany
 Ralf Seepold, Forschungszentrum Informatik, Karlsruhe, Germany
 Julio Septien del Castillo, Universidad Complutense Madrid, Spain
 Francesco Sforza, SGS Thomson Microelectronics, Agrate Brianza, Italy
 Jorma Skyttae, Helsinki University of Technology, Espoo, Finland
 Juha-Pekka Soininen, VTT Electronics, Oulu, Finland
 Matteo Sonza Reorda, Politecnico di Torino, Italy
 Wolfgang Splettstoesser, Siemens AG, Duesseldorf, Germany
 Ketil Svarstad, SINTEF Electronics & Cybernetics, Trondheim, Norway

Christer Svensson, Linköping University, Sweden
Atsushi Takahara, Nippon Telegraph & Telephone, Corporation, Kanagawa, Japan
Atsushi Takahashi, Tokyo Institute of Technology, Japan
Kari Tiensyrjae, VTT Electronics, Oulu, Finland
Bernd Timmermann, Carl von Ossietzky Universität, Oldenburg, Germany
Francesco Tirado, Universidad Complutense Madrid, Spain
Shuji Tsukiyama, Chuo University, Tokyo, Japan
Alain Vachoux, Swiss Federal Institute of, Technology (EPFL), Lausanne, Switzerland
Frank Vahid, University of Calif.Riverside, CA, USA
Massimo Vanzi, Accent Design Technology, Agrate Brianza MI, Italy
Fabian Vargas, Univ. Fed. Rio Grande do Sul, Porto Alegre RS, Brazil
Holger Veit, GMD GmbH, Sankt Augustin, Germany
Math Verstraelen, PHILIPS Research Laboratories, Eindhoven, The Netherlands
Eugenio Villar, University de Cantabria, Santander, Spain
Flavio Rech Wagner, Univ. Fed. Rio Grande do Sul, Porto Alegre RS, Brazil
Hans-Joachim Wunderlich, Universität GH Siegen, Germany
Goichi Yokomizo, Hitachi, Kukubunji, Tokyo, Japan
Alex N.D. Zamfirescu, Intergraph Corp., Mountain View, CA, USA
Rafael de Fermin y del Castillo, Alcatel Sesa, Torrejon, Madrid, Spain
Eduardo de la Torre, Univ.Politecnica de Madrid, Spain
Jan.M. van Campenhout, State University of Gent, Gent, Belgium
Hans A. van Nielen, Philips Semiconductors B.V., Nijmegen, The Netherlands
Hubertus von Dewitz, Commission of the European Communities, Bruxelles, Belgium
Reinhard von Hanxleden, Daimler Benz AG, Berlin, Germany

Sessions

Session D-01: Analog and Mixed Mode Simulation

Session D-02: Low Power Synthesis

Session D-03: Design Experience

Session D-04: Timing Modeling

Session D-05: Design Flow and Design Management

Session D-06: (Panel) What's Hot in Low Power Design?

Session D-07: Partitioning

Session D-08: Logic and FSM Synthesis

Session D-09: BDD Optimization Techniques

Session D-10: Codesign Methodology and Cospecification

Session D-11: System Level Design and Synthesis

Session D-12: New Aspects on Testing

Session D-13: Codesign Methodology and Cosimulation

Session D-14: (Joint Panel EURO-DAC and EURO-VHDL) Which Formal Verification

Technique is More Applicable in Industry Today: .Equivalence Checking or Property Checking?

Session D-15: Key Technologies and CAD of Microsystems

Session D-16: Asynchronous Synthesis and Storage Optimization

Session D-17: Modelling, Simulation of Microsystems and Multi Layer Routing in PCBs

Session D-18: Timing Issues in Synthesis

Session D-19: Physical Design for Deep Submicron

Session D-20: Architectural Synthesis Techniques

Session D-21: (Panel) When do EDA Tools Hit the Submicron Wall?

Session D-22: CAD for Analog Circuit

Session V-01: Analysis Tools

Session V-02: Beyond VHDL

Session V-03: (Panel) What Advantages Can We Expect from Object-Oriented Extensions to VHDL?

Session V-04: Fault Modeling and Design for Testability

Session V-05: Formal Methods

Session V-06: Modeling Methodologies

Session V-07: Synthesis

Session V-08: System Level Design

Session V-09: VHDL and Mixed Signal Design

Session V-10: (Panel) The Open Forum Model

Index of Authors

Abid, M.	42	Calvo, J.	456
Abthoff, T.	398	Camurati, P.	158, 170
Ahmed, M.	2	Celeiro, F.	450
Amendola, A.	536	Chakradhar, S.	220
Antola, A.	382	Chang, J.	376
Aoki, T.	350	Changuel, A.	42, 48
Arsintescu, B.	392	Cheng, K.	220
Baitinger, U.	98	Chirico, M.	522
Bakalar, K.	556	Chou, W.	284
Baker, W.	470	Christen, E.	556
Bakshi, S.	330, 370	Coelho, C.	114
Balaji, E.	502	Corno, F.	233, 536
Baresi, L.	406	Crews, A.	140
Becker, B.	164	Curatelli, F.	522
Beerel, P.	284	Dagless, E.	516
Bender, A.	190	Davies, R.	78
Benso, A.	536	de la Torre, E.	456
Bielefeld, J.	246	De Man, H.	252
Bilinski, K.	516	de Micheli, G.	114
Binh, N.	126	Delgado-Kloos, C.	482
Bolchini, C.	406	Detter, H.	316
Bolsens, I.	252	Dias, L.	450
Borrione, D.	476	Director, S.	104
Bortolazzi, J.	36	Dmitriev-Zdorov, V.	15
Brayton, R.	158	Doboli, A.	434
Bretthauer, U.	10	Drechsler, R.	164
Breuer, P.	482	Ecker, W.	509
Brewer, F.	140	Eggert, H.	322
Buchenrieder, K.	184	Eikerling, H.	134
Buck, J.	86	Eles, P.	434
Bullmann, J.	146	Entrena, L.	342
Büttgenbach, S.	274	Esbensen, H.	356
Cabodi, G.	158, 170	Espejo, J.	342

Evans, D.	264	Krishnamurthy, P.	502
Ferrandi, F.	444	Kropp, H.	120
Ferreira, J.	450	Krstic, A.	220
Feske, K.	28	Kuchcinski, K.	434
Feyerabend, K.	496	Kuh, E.	356
Franke, G.	28	Kumar, N.	212
Fummi, F.	444	Kunzmann, A.	227
Gajski, D.	206, 330, 370	Lavagno, L.	158
Gendai, Y.	59	Lehmann, G.	72, 412
Gerez, S.	302	Leupers, R.	200
Glozic, D.	316	Lin, Y.	296
Gölz, H.	258	Litovski, V.	316
Gorges-Schleuter, M.	322	Macii, E.	444
Granacki, J.	310	Maginot, S.	528
Green, P.	264	Mangeruca, L.	522
Grimm, C.	568	Marín, A.	482
Gschwind, M.	548	Marmo, P.	536
Haddara, H.	2	Martínez-Madrid, N.	482
Hamann, V.	53	Marwedel, P.	200
Hess, G.	246	Maurer, D.	548
Hett, A.	164	Mayer, C.	92
Hirth, T.	36	Meinzer, S.	322
Holtmann, U.	86	Mesquita, A.	490
Hom, I.	310	Meyer, W.	86
Höreth, S.	152	Mirkowski, J.	516
Horneber, E.	10	Mitsubishi, T.	350
Imai, M.	126	Mooney, V.	114
Impagliazzo, L.	536	Morris, D.	264
Jakob, W.	322	Mrcarica, Z.	316
Jerraya, A.	42, 48, 490	Müller-Glaser, K.	72, 258, 280, 412
Johannes, F.	398	Murakata, M.	350
Juan, H.	330, 370	Murayama, T.	59
Kato, K.	362	Narayan, S.	206
Kebschull, U.	146	Nebel, W.	66, 428
Kission, P.	490	Newton, A.	470
Knieser, M.	178	Nourani, M.	336
Kobayashi, S.	362	O'Brien, K.	528
Koegst, M.	28	Olías, E.	342

Pangrle, B.	86	Schneider, P.	22
Papachristou, C.	178, 336	Schubert, E.	146
Pedram, M.	376	Schumacher, G.	428
Pedroza, A.	490	Schwiegershausen, M.	120
Pelz, G.	246	Sciuto, D.	406, 444
Peng, Z.	434	Seawright, A.	86
Pirmez, L.	490	Seki, M.	362
Pirsch, P.	120	Senn, M.	22
Piuri, V.	382	Sentovich, E.	158
Pleickhardt, J.	92	Shepelev, V.	104
Poncino, M.	444	Shi, R.	562
Prinetto, P.	233, 536	Shiomi, A.	126
Pyttel, A.	184	Sonza Reorda, M.	233, 536
Quer, S.	158, 170	Spânoche, S.	392
Quinte, A.	322	Srinivasan, V.	212
Rabe, D.	66	Süß, W.	322
Ragaie, H.	2	Tanurhan, Y.	258
Rahmouni, M.	490	Teixeira, J.	450
Raith, T.	36	Tsurusaki, K.	362
Rammig, F.	420	Uceda, J.	342, 456, 462
Rebaudengo, M.	536	Van Rompaey, K.	252
Riesgo, T.	462	Veith, C.	184
Robert, A.	528	Vemuri, R.	212
Robson, M.	239	Verbrugghe, R.	86
Rolland, R.	48	Verkest, D.	252
Rosenstiel, W.	134, 146	Wahba, A.	476
Russell, G.	239	Waldschmidt, K.	568
Ryba, M.	98	Woods, J.	78
Sahm, H.	92	Woutersen, E.	302
Sakamoto, T.	114	Wu, T.	296
Salapura, V.	53	Wunder, B.	72, 412
Sami, M.	382	Wurth, B.	22
Sánchez, L.	482	Yoshida, K.	350
Santos, M.	450	Yun, K.	284, 290
Sarkar, A.	542	Zimmer, G.	246
Schlör, R.	496		
Schmerler, S.	258		
Schneider, C.	509		