

## **ASP-DAC'95/CHDL'95/VLSI'95 Advisory Board Members**

Hideharu Egawa  
Senior Executive Vice President  
Toshiba Corporation  
1-1-1 Shibaura, Minato-ku, Tokyo 105-01

Tadao Higashi  
Senior Managing Director  
Oki Electric Industry Co., Ltd.  
Shintoranomon Building  
1-7-12 Toranomon Minato-ku, Tokyo 105

Toshio Ito  
Senior Managing Director  
General Manager  
Corporate Research and Development  
Mitsubishi Electric Corporation  
2-2-3 Marunouchi, Chiyoda-ku, Tokyo 100

Noboru Miyawaki  
Executive Vice President  
NTT Corporation  
1-1-7 Uchisaiwaicho, Chiyoda-ku, Tokyo 100

Masahiro Nagasawa  
Vice President  
Matsushita Electric Corporation  
1006 Kadoma, Kadoma, Osaka 571

Hajime Sasaki  
Executive Vice President  
NEC Corporation  
5-7-1 Shiba, Minato-ku, Tokyo 108-01

Shigeru Sato  
President  
Fujitsu Laboratories Ltd.  
1015 Kamiodanaka, Nakahara-ku, Kawasaki 211

Yasutsugu Takeda  
Senior Executive Vice President  
Hitachi, Ltd.  
1-5-1 Marunouchi, Chiyoda-ku, Tokyo 100

Seichi Watanabe  
President, Semiconductor Company  
Director, Sony Corporation  
4-14-1 Asahi-machi, Atsugi, Kanagawa 243

Tatsuhiro Yasunaga  
Vice President  
Sharp Corporation  
2613-1 Tenri, Nara 632

## **ASP-DAC'95/CHDL'95/VLSI'95 Steering Committee**

### **General Chair**

Tatsuo Ohtsuki  
Waseda Univ.

Dept. of Electronics and Communication Engineering  
Sch. of Science and Engineering  
3-4-1 Okubo, Shinjuku-ku, Tokyo 169 Japan  
tel: +81-3-3203-4141 (ext 73-3422)  
fax: +81-3-3203-9184  
email: ohtsuki@cfi.waseda.ac.jp

### **Secretaries**

Tokinori Kozawa  
Hitachi, Ltd.  
Technology Development Operation  
Semiconductor and Integrated Circuit Div.  
5-20-1 Josuihoncho, Kodaira, Tokyo 187 Japan  
tel: +81-423-21-4146  
fax: +81-423-27-8638  
email: kozawa@crl.hitachi.co.jp

Shin-ichi Murai  
Mitsubishi Electric Corp.  
Advanced EDA System LSI Lab.  
4-1 Mizuhara, Itami 664, Japan  
tel: +81-727-84-7422  
fax: +81-727-80-2695  
email: shinichi@lsi.melco.co.jp

### **ASP-DAC'95 Program Chair**

Isao Shirakawa  
Osaka Univ.  
Dept. of Information Systems Engineering  
2-1 Yamadaoka, Suita 565, Japan  
tel: +81-6-879-7805  
fax: +81-6-875-5902  
email: sirakawa@ise.eng.osaka-u.ac.jp

### **CHDL'95 Program Chair**

Steven D. Johnson  
Indiana Univ.  
Computer Science Dept.  
Bloomington, Indiana 47405-4105, USA  
tel: +1-812-855-6486  
fax: +1-812-855-4829  
email: sjohnson@cs.indiana.edu

### **VLSI'95 Program Chair**

Wolfgang Rosenstiel  
Universität Tübingen  
Fakultät für Informatik  
Sand 13, 72076 Tübingen, Germany  
tel: +49-7071-29-5482  
fax: +49-7071-61-0399  
email: rosenstiel@peanuts.  
informatik.uni.tuebingen.de

### **EDA Technofair Chair**

Kenji Yoshida  
Toshiba Corp.  
Semiconductor Group  
580-1, Horikawa-cho, Saiwai-ku, Kawasaki 210, Japan  
tel: +81-44-548-2400  
fax: +81-44-548-2118  
email: kyoshida@eekhd.eec.toshiba.co.jp

### **Finance**

Nobuaki Kawato  
Fujitsu Laboratories Ltd.  
Computer Network Systems Lab.  
1015, Kamikodanaka, Nakahara-ku  
Kawasaki 211, Japan  
tel: +81-44-754-2681  
fax: +81-44-754-2570  
email: kawato@flab.fujitsu.co.jp

### **Publication/IEICE TGVLD Chair**

Takeshi Yoshimura  
NEC Corp.  
C&C Research Labs.  
4-1-1 Miyazaki, Miyamae-ku, Kawasaki 216, Japan  
tel: +81-44-856-2132  
fax: +81-44-856-2235  
email: yoshi@sbl.cl.nec.co.jp

### **Publicity/IPSJ SIGDA Chair**

Yukihiro Nakamura  
NTT Corp.  
High-Speed Computer Networking Lab.  
NTT Information and Communication Systems Labs.  
1-2356 Take, Yokosuka 238-03, Japan  
tel: +81-468-59-2600  
fax: +81-468-59-3726  
email: nakamura@isl.ntt.jp

### **IFIP WG10.5(VLSI'95) Representative**

Takayuki Yanagawa  
NEC Corp.  
Office of Corporate Technology Strategies  
5-7-1 Shiba, Minato-ku, Tokyo 108-01, Japan  
tel: +81-3-3798-9606  
fax: +81-3-3798-9607  
email: yanagawa@lsi.tmg.nec.co.jp

## **ASP-DAC'95/CHDL'95/VLSI'95 Organizing Committee**

### **Chair**

Tokinori Kozawa  
Hitachi, Ltd.

### **Secretary**

Yasushi Ogawa Hitachi, Ltd.  
tel: +81-423-21-4146  
fax: +81-423-27-8638  
email: ogawa@crl.hitachi.co.jp

### **Finance**

Nobuaki Kawato  
Fujitsu Labs. Ltd.

### **Publication**

Takeshi Yoshimura  
NEC Corp.

### **Publicity**

Yukihiro Nakamura  
NTT Corp.

### **Tutorial Chair**

Michiaki Muraoka  
Matsushita Electric Ind. Co., Ltd.  
Semiconductor Research Center  
tel: +81-6-906-4933  
fax: +81-6-906-3851  
email: muraoka@vdr1.src.mei.co.jp

### **Registration**

Hiroshi Andou  
Oki Electric Industry Co., Ltd.  
LSICAD Dev. Dept., Logic LSI Div.  
tel: +81-426-62-6190  
fax: +81-426-67-8367  
email: andou@cad.ed.oki.co.jp

### **Local Arrangement**

Masahiko Kawamura  
Toshiba Corp.  
ASIC Technology Dev. Dept.  
tel: +81-44-548-2280  
fax: +81-44-548-8323  
email: kawamura@eecxv.eec.toshiba.co.jp

### **Audio-Visual**

Junji Ishikawa  
Mitsubishi Electric Corp.  
Design System Dept.  
tel: +81-727-84-7495  
fax: +81-727-80-2695  
email: isikawa@lsi.melco.co.jp

### **Arrangements**

Masao Sato  
Waseda Univ.  
Dept. of Electronics and  
Communication Engineering  
tel: +81-3-3203-4141 (ext 73-3428)  
fax: +81-3-3203-9184  
email: sato@cfi.waseda.ac.jp

## **General Chair's Message**

On behalf of the Steering Committee for ACV'95, I would like to welcome you to the joint conference ASP-DAC'95/CHDL'95/VLSI'95.

ASP-DAC'95 is the first in a series of biennial international conferences on Design Automation which have been organized by leading engineers in this field representing Asian and South Pacific countries. In launching the new conference series, the initiators were encouraged and supported by their colleagues in the Design Automation community in not only Asian but also North-American and European countries. Although the ASP-DAC is considered as a sister conference of the DAC (in US) and the EuroDAC, its technical program puts more emphasis on a specific range of design tasks closely related to fabrication and manufacturing in light of the distinctive nature of DA/CAD activities in the Asian and South Pacific region. Topics includes Physical Design, Test Design, Synthesis, Manufacturing, Design Environment, User-Oriented Issues, etc.

Both CHDL and VLSI are biennial conference series sponsored by the IFIP TC10 Working Group 10.5 started in 1973 and 1975, respectively. The emphasis of CHDL is placed on Formal Methods, Verification, Hardware Description Languages, and the Methodology surrounding their use. The VLSI is aiming at the exchanging new ideas lying between System Architecture, Design Methods, and VLSI Technologies to make long stride up to the new century. It is our great pleasure that both of the IFIP conferences return to Japan after they were held in Tokyo in 1985.

A total of 201 papers from 29 countries have been submitted to the joint conference and a total of 117 of them have been accepted for presentation at the ASP-DAC, CHDL or VLSI. The Technical Program Committee was formed for each conference chaired by Professors I. Shirakawa (ASP-DAC), S. Johnson (CHDL), and W. Rosenstiel (VLSI). They have assigned three tracks for ASP-DAC, one track for CHDL, and another for VLSI, and the technical program layout is arranged so as to minimize possible topical conflict among sessions. In addition to the contributed papers, each conference features special sessions and invited talks on up-to-date topics. The time-consuming and tough effort of the program committee members under the leadership of the three Program Chairs yields the quality technical programs.

To offer some timely technical topics with an insight into current and future business environment, the first session of each day features an attractive keynote speaker; Dr. A. Asada (Sharp) on August 30, Dr. J. Meadlock (Intergraph) on August 31, and Dr. J. Darringer (IBM) on September 1. The joint conference also offers five tutorials running in parallel on August 29 to introduce the attendees and novice engineers to basic concepts, relevant issues and some possible solutions in their topical areas.

EDA Techno Fair'95 (the third of the annual premier Japanese EDA show) is collocated with the ACV'95. Exhibitors included are companies involved in the sales of EDA tools/systems as well as related products or services. A unique feature of the exhibition is the University Plaza, where more than ten Japanese Universities demonstrate their education/ research products. The exhibition is sponsored by the Electronic Industries Association of Japan (EIAJ) and organized by volunteering effort of engineers in leading electronic industries in Japan under the leadership of Dr. K. Yoshida.

The venue of the joint conference and the exhibition is the Nippon Convention Center in Makuhari Messe, which is located at a convenient place to access by train or car within 30 minutes from either Tokyo station or Narita Airport.

## ASP-DAC'95 Program Committee

### Chair

Isao Shirakawa  
Osaka Univ.

Dept. of Information Systems Engineering  
Faculty of Engineering  
2-1 Yamadaoka, Suita 565, Japan  
tel: +81-6-879-7805  
fax: +81-6-875-5902  
email: sirakawa@ise.eng.osaka-u.ac.jp

### Secretaries

Masao Sato  
Waseda Univ.  
Dept. of Electronics and  
Communication Engineering  
3-4-1 Okubo, Shinjuku-ku  
Tokyo 169, Japan  
tel: +81-3-3203-4141 (ext. 73-3428)  
fax: +81-3-3203-9184  
email: sato@cfi.waseda.ac.jp

Nagisa Ishiura  
Osaka Univ.  
Dept. of Information Systems Engineering  
Faculty of Engineering  
2-1 Yamadaoka Suita 565, Japan  
tel: +81-6-879-7806  
fax: +81-6-875-5902  
email: ishiura@ise.eng.osaka-u.ac.jp

### Members

Toshiro Akino  
Matsushita, Japan

Nobutaka Amano  
Hitachi, Japan

Przemyslaw Bakowski  
IRESTE, France

Gerard F. M. Beenker  
Philips, Netherlands

Daniel Brand  
IBM, USA

Raul Camposano  
Synopsys, USA

Liang-Gee Chen  
National Taiwan Univ., Taiwan

Sao-Jie Chen  
National Taiwan Univ., Taiwan

Mely Chen Chi  
Industrial Technology Research Institute, Taiwan

James Patrick Cohoon  
Univ. of Virginia, USA

Wayne Wei-Ming Dai  
Univ. of California at Santa Cruz, USA

Srinivas Devadas

MIT, USA

Anthony DeGroff Drumm  
IBM, USA

Masato Edahiro  
NEC, Japan

Makoto Endo  
NTT, Japan

Tadayoshi Enomoto  
Chuo Univ., Japan

Tetsuya Fujimoto  
Sharp, Japan

Tomoyuki Fujita  
NEC, Japan

Hideo Fujiwara  
Nara Inst. of Science and Technology, Japan

Masahiro Fukui  
Matsushita, Japan

Kiyoshi Furuya  
Chuo Univ., Japan

Ian E. Getreu  
Analogy Inc., USA

Abhijit Ghosh  
Mitsubishi Electric Research Labs., USA

Winfried Hahn  
Univ. of Passau, Germany

Ibrahim N. Hajj  
Univ. of Illinois at Urbana-Champaign, USA

Takahiro Hanyu  
Tohoku Univ., Japan

Kazumi Hatayama  
Hitachi, Japan

Graham R. Hellstrand  
Univ. of New South Wales, Australia

Kazuyuki Hirakawa  
Oki Electric Industry, Japan

Tamotsu Hiwatashi  
Toshiba, Japan

Jan-Ming Ho  
Academia Sinica, Taiwan

Pei-Yung Hsiao  
National Chiao Tung Univ., Taiwan

## **ASP-DAC'95 Program Chair's Message**

On behalf of the TPC (Technical Program Committee), I would like to invite you to ASP-DAC'95, which is the first in a series of biennial international conferences on design automation to be held in Asia and South Pacific Area. Thanks to great efforts of TPC Members distributed all over the world, the response to our Call-For-Papers was 107 submissions from 20 countries, of which we were able to accept almost 60% for regular and short papers. The Technical Program is structured under three parallel tracks; two for Regular Tracks and one for Special Track. Most of accepted papers are included in the Regular Tracks, and special sessions and panel sessions are incorporated into the Special Track whenever the topics are appropriate. The TPC believes that the highest technical standard of the submitted papers reflects the importance of this Conference and its location in the fastest developing area of the high-technology world.

Finally, the TPC would like to thank the authors for their excellent works that ultimately make ASP-DAC a premier conference to present the latest advances in the field of design automation.

Isao Shirakawa  
Program Chair, ASP-DAC'95

**Best Paper Award Candidates**  
**Asia and South Pacific Design Automation Conference 1995 (ASP-DAC '95)**

**Category-1: Physical-Level Design Automation**

- 2B.1 A Framework for the Analysis and Design of Algorithms for a Class of VLSI-CAD Optimization Problems  
C. J. Shi, J. A. Brzozowski (Univ. of Waterloo, Canada)
- 4A.1 Region Definition and Ordering Assignment with the Minimization of the Number of Switchboxes  
Jin-Tai Yan (National Chiao Tung Univ., Taiwan)
- 5A.1 Extending Pitchmatching Algorithms to Layouts with Multiple Grid Constraints  
Hiroshi Miyashita (NTT, Japan)
- 6A.2 Maple-opt: A Simultaneous Technology Mapping, Placement, and Global Routing Algorithm for FPGAs with Performance Optimization  
Nozomu Togawa, Masao Sato, Tatsuo Ohtsuki (Waseda Univ., Japan)
- 7A.3 A Model-Adaptable MOSFET Parameter Extraction System  
Masaki Kondo, Hidetoshi Onodera, Keikichi Tamaru (Kyoto Univ., Japan)
- 8A.2 New Performance Driven Placement Method with the Elmore Delay Model for Row Based VLSIs  
Tetsushi Koide, Mitsuhiro Ono, Shinichi Wakabayashi, Yutaka Nishimaru (Hiroshima Univ., Japan), Noriyoshi Yoshida (Hiroshima City Univ., Japan)
- 8A.4 Fanout-Tree Restructuring Algorithm for Post-Placement Timing Optimization  
T. Aoki, M. Murakata, T. Mituhashi, N. Goto (Toshiba Corp., Japan)

**Category-2: Logic-Level Design Automation**

- 2B.3 A Hardware/Software Codesign Method for Pipelined Instruction Set Processor Using Adaptive Database  
Nguyen Ngoc Binh, Masaharu Imai, Akichika Shiomi (Toyohashi Univ. of Technology, Japan), Nobuyuki Hikichi (Software Research Associates, Inc., Japan)
- 3B.1 Power Analysis of a 32-bit Embedded Microcontroller  
Vivek Tiwari (Princeton Univ., USA), Mike Tien-Chien Lee (Fujitsu Labs. of America, USA)
- 4B.1 Design for Testability Using Register-Transfer Level Partial Scan Selection  
Akira Motohara, Sadami Takeoka, Toshinori Hosokawa, Mitsuyasu Ohta, Yuji Takai, Michihiro Matsumoto, Michiaki Muraoka (Matsushita Electric Industrial Co., Ltd., Japan)
- 4C.2 Logic Optimization by an Improved Sequential Redundancy Addition and Removal Technique  
Uwe Glaser (Schloss Birlinghoven, Germany), Kwang-Ting Cheng (Univ. of California, Santa Barbara, USA)
- 5B.4 Logic Rectification and Synthesis for Engineering Change  
Chih-Chang Lin, David Ihsin Cheng, Malgorzata Marek-Sadowska (Univ. of California, Santa Barbara, USA), Kuang-Chien Chen (Fujitsu Labs. of America, Inc., USA)
- 6B.2 GRMIN: A Heuristic Simplification Algorithm for Generalized Reed-Muller Expressions  
Debatosh Debnath, Tsutomu Sasao (Kyushu Inst. of Technology, Japan)
- 9B.3 Synthesis-for-Testability Using Transformations  
Miodrag Potkonjak, Sujit Dey, Rabindra K. Roy (NEC USA, USA)

## **Keynote Address I**

### **Business Strategies for the Era of Multimedia**

Atsushi Asada

Senior Executive Vice President, Sharp

Multimedia technology and infrastructure are furthering each other's rapid development, and an immense multimedia market is beginning to emerge.

In this multimedia era, our company is pursuing "Multimedia for the individuals" and trying to provide next generation multimedia systems by developing both key technologies and products, particularly those targeted for personal use.

In this presentation, we show current trends in multimedia technologies and our strategies for this market.



## **Keynote Address II**

### **The EDA Design Environment of the Future**

Jim Meadlock  
CEO, Intergraph

Windows and Windows NT will provide an environment for EDA engineering which will bring cost-effective design capability to each step in the design and manufacturing process. This environment will also permit the integration and network support of standard office products with the design process. We will present the status and future direction of our efforts toward providing tools which offer this new capability.

## **Keynote Address III**

### **Designing Million Gate ASICs**

John Darringer  
Director, EDA, IBM

Million gate ASICs are being designed, manufactured, and used to achieve new levels of system integration and performance. Drawing on real design experiences, we will discuss the challenges of this task including planning the chip layout, achieving the desired performance, and testing these chips in manufacturing. This demanding high-end ASIC market is the proving ground for tomorrow's EDA tools.

Jeffrey C.-N. Huang  
Nat. Cent. High-Performance Comput., Taiwan

Jen-Sheng Hwang  
Chip Implementation Center, Taiwan

Seung-Ho Hwang  
KAIST, Korea

Yasunori Igushi  
OKI Electric Industry, Japan

Masaharu Imai  
Toyohashi Univ. of Technology, Japan

Takahiro Inoue  
Kumamoto Univ., Japan

Tadatoshi Ishii  
Toshiba, Japan

Mizuho Iwaihara  
Kyushu Univ., Japan

Kazuo Iwama  
Kyushu Univ., Japan

Kazuhiko Iwasaki  
Chiba Univ., Japan

Wen-Ben Jone  
National Chung-Cheng Univ., Taiwan

Hilary J. Kahn  
Univ. of Manchester, UK

Takashi Kambe  
Sharp, Japan

Michitaka Kameyama  
Tohoku Univ., Japan

Mineo Kaneko  
Tokyo Institute of Technology, Japan

Sung-Mo Kang  
Univ. of Illinois at Urbana-Champaign, USA

Osamu Karatsu  
NTT, Japan

Masayuki Kawamata  
Tohoku Univ., Japan

Masahiko Kawamura  
Toshiba, Japan

David J. Kinniment  
Univ. of Newcastle, UK

Yoshihiro Kitamura  
NTT, Japan

Yutaka Koike  
OKI Electric Industry, Japan

Masahiro Koyama  
Sony, Japan

Tokinori Kozawa  
Hitachi, Japan

Hiroaki Kunieda  
Tokyo Institute of Technology, Japan

Jau-Yien Lee  
Chang-Gung Coll. of Med. and Technol., Taiwan

Tsung Lee  
National Sun Yat-Sen Univ., Taiwan

Hon-Wai Leong  
National Univ. of Singapore, Singapore

Kiti Likit-Anurucks  
Chiang Mai Univ., Thailand

Youn-Long Steve Lin  
Tsing Hua Univ., Taiwan

Xie-Ting Ling  
Fudan Univ., China

Naotaka Maeda  
NEC, Japan

Margaret Marek-Sadowska  
UC Santa Barbara, USA

Takashi Mitsuhashi  
Toshiba, Japan

Shunsuke Miyamoto  
Hitachi, Japan

Yoshikazu Miyanaga  
Hokkaido Univ., Japan

Toshiaki Miyazaki  
NTT, Japan

Vasily George Moshnyaga  
Kyoto Univ., Japan

Seiji Mori  
Toshiba, Japan

Akira Motohara  
Matsushita, Japan

Kazuaki Murakami  
Kyushu Univ., Japan

Akira Nagao  
Sharp, Japan

Akira Nagoya  
NTT, Japan

Yukihiro Nakamura  
NTT, Japan

Akinori Nishihara  
Tokyo Institute of Technology, Japan

Takao Nishizeki  
Tohoku Univ., Japan

Yasushi Ogawa  
Hitachi, Japan

Takuji Ogihara  
Mitsubishi, Japan

Yoshisuke Ohtsuru  
Mitsubishi, Japan

Kunle A. Olukotun  
Stanford Univ., USA

Hidetoshi Onodera  
Kyoto Univ., Japan

Takeshi Onodera  
Sony, Japan

Akira Onozawa  
NTT, Japan

Ozay Oral  
Eastern Mediterranean Univ., Turkey

Hong-June Park  
POSTECH, Korea

Alice Cline Parker  
Univ. of Southern California, USA

Jan M. Rabaey  
UC Berkeley, USA

David J. Rees  
Univ. of Edinburgh, UK

Antonio Rubio  
Polytechnic Univ. of Catalunya, Spain

Willy Sansen  
Katholieke Universiteit Leuven, Belgium

Gabriele Saucier  
INPG, France

Masatoshi Sekine  
Toshiba, Japan

Wen-Zen Shen  
National Chiao Tung Univ., Taiwan

Jyuo-Min Shyu  
Industrial Technology Research Institute, Taiwan

Alexander Stempkovsky  
Academy of Sciences of Russia, Russia

Andrzej J. Strojwas  
Carnegie Mellon Univ., USA

Chauchin Su  
National Central Univ., Taiwan

Yasuhiro Sugimoto  
Chuo Univ., Japan

Yoshio Takamine  
Hitachi, Japan

Kazuhiko Takamizawa  
NEC, Japan

Shigetaka Takagi  
Tokyo Institute of Technology, Japan

Hideo Tamamoto  
Akita Univ., Japan

Mamoru Tanaka  
Sophia Univ., Japan

Sadahiro Tani  
Sharp, Japan

Mitsuo Teramoto  
NTT, Japan

Masahiko Toyonaga  
Matsushita, Japan

Jun-ichi Tsujimoto  
Toshiba, Japan

Shuji Tsukiyama  
Chuo Univ., Japan

Javier Uceda  
Universidad Politecnica de Madrid, Spain

Kazuhiro Ueda  
Shibaura Institute of Technology, Japan

Fumio Ueno  
Kumamoto National College of Technology, Japan

Shuichi Ueno  
Tokyo Institute of Technology, Japan

Wim Van Bokhoven  
Eindhoven Univ. of Technology, Netherlands

Sarma B. K. Vrudhula  
Univ. of Arizona, USA

Shin'ichi Wakabayashi  
Hiroshima Univ., Japan

Jhing-Fa Wang  
National Cheng Kung Univ., Taiwan

Takahiro Watanabe  
Yamaguchi Univ., Japan

C. K. Wong  
IBM, USA

Allen C.-H. Wu  
National Tsing-Hua Univ., Taiwan

Cheng-Wen Wu  
Tsing Hua Univ., Taiwan

Akihiko Yamada  
Tokyo Metropolitan Univ., Japan

Akihisa Yamada  
Sharp, Japan

Masayuki Yamaguchi  
Sharp, Japan

Hiroto Yasuura  
Kyushu Univ., Japan

Ching-Wei Yeh  
National Chung-Cheng Univ., Taiwan

Chris S. K. Yeung  
Univ. of Hong Kong, Hong Kong

Goichi Yokomizo  
Hitachi, Japan

Nelson H. C. Yung  
Univ. of Hong Kong, Hong Kong

This event has been organized with the aggressive intention of combining the newly founded conference (ASP-DAC) and the traditional conferences (CHDL and VLSI) with the industry exhibition (EDA Technofair) all at the Makuhari Messe. The joint conference is co-sponsored by several academic entities in Japan, US and Europe, and the exhibition is conducted by the EIAJ. In preparing the ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair'95, we have been heavily relied upon the continuing, collaborative effort of many people representing various organizations all over the world. I would like to take this opportunity to thank Messrs. T. Kozawa and S. Murai and all the Steering Committee, Organizing Committee and Technical Program Committee members for their volunteering service.

I hope you enjoy not only the joint conference but also the various events organized in conjunction with it.

Tatsuo Ohtsuki  
General Chair, ACV'95

**ACM SIGDA Representative**

James P. Cohoon  
Univ. of Virginia  
Dept. of Computer Science  
Thornton Hall  
Charlottesville, VA 22903, USA  
tel: +1-804-982-2210  
fax: +1-804-982-2214  
email: cohoon@virginia.edu

**IEEE-CS DATC Asian Representative**

Akihiko Yamada  
Tokyo Metropolitan Univ.  
Dept. of Electronics and Information Engineering  
1-1 Minami-Osawa, Hachioji  
Tokyo 192-03, Japan  
tel: +81-426-77-2748  
fax: +81-426-77-2756  
email: yamada@isys.eei.metro-u.ac.jp

**EIAJ EDA TC Representative**

Kinya Tabuchi  
Mitsubishi Electric Corp.  
Corporate Engineering  
Manufacturing & Information Systems  
2-2-3 Marunouchi, Chiyoda-ku  
Tokyo 100, Japan  
tel: +81-3-3218-2463  
fax: +81-3-3218-2465  
email: tabuchi@hon.melco.co.jp

**DAC Representative**

Michael Lorenzetti  
Mentor Graphics Corp.  
8005 SW Boeckman Road  
Wilsonville, OR 97070-7777, USA  
tel: +1-503-865-7000  
fax: +1-503-685-4790  
email: mike-lorenzetti@mentorg.com

**Euro-DAC Representative**

Raul Camposano  
Synopsys Inc.  
700 East Middlefield Road  
Mountain View, CA 94043-4033, USA  
tel: +1-415-694-1769  
fax: +1-415-694-4331  
email: raul@synopsys.com

**EDAC Representative**

Abbie Kendall  
OrCAD  
9300 SW Nimbus  
Beaerton, OR 97005-7137, USA  
tel: +1-503-671-9500  
fax: +1-503-671-9501  
email: abbie@orcad.com

**Members**

Graham R. Hellestrand  
The Univ of New South Wales  
Sch. of Computer Science and Engineering  
Kensington, NSW 2033, Australia  
tel: +61-2-385-4028  
fax: +61-2-385-5514  
email: g.hellestrand@unsw.edu.au

David Skellern  
Macquarie Univ.  
Dept. of Electronics, E6A  
Sydney 2109, Australia  
tel: +61-2-850-9145  
fax: +61-2-850-9128  
email: daves@mpce.mq.edu.au

Uday P. Phadke  
Government of India  
Electronics Niketan  
Dept. of Electronics  
6, C.G.O. Complex  
New Delhi-110003, India  
tel: +91-11-436-3082  
fax: +91-11-436-3134  
email: phadke@doe.ernet.in

Chong-Min Kyung  
Korean Inst. of Science and Technology  
Dept. of Electrical Engineering  
373-1, Kusong-dong  
Yusong-gu, Taejon, 305-701 Korea  
tel: +82-42-869-3423  
fax: +82-42-869-3410  
email: kyung@ee.kaist.ac.kr

Yong-Long Steve Lin  
Tsing Hua Univ.  
Dept. of Computer Science  
Hsin-Chu, Taiwan 300  
tel: +886-35-731072  
fax: +886-35-723694  
email: ylin@cs.nthu.edu.tw

Toshiro Akino  
Matsushita Electric Ind.Co., Ltd.  
Semiconductor Research Center  
3-1-1 Yakumo-Nakamachi, Moriguchi  
Osaka 570, Japan  
tel: +81-6-909-1121 (ext 2727)  
fax: +81-6-906-3851  
email: akino@vdlr.src.mei.co.jp

Hideo Fujiwara  
Nara Inst. of Science and Technology  
Dept. of Information Processing  
Graduate Sch. of Information Science  
8916-5 Takayama-cho, Ikoma, Nara 630-01, Japan  
tel: +81-7437-2-5220  
fax: +81-7437-2-5229  
email: fujiwara@is.aist-nara.ac.jp

Kazuyuki Hirakawa  
Oki Electric Industry Co., Ltd.  
VLSI Res. and Dev. Center  
Electronic Devices Group  
550-1, Higashiasakawa-cho  
Hachioji, Tokyo 193, Japan  
tel: +81-426-62-6190  
fax: +81-426-67-8367  
email: hirakawa@ed.oki.co.jp

Eisaburo Iwamoto  
Sony Corp.  
LSI System Development Center  
Semiconductor Co.  
4-14-1, Asahi-cho, Atsugi, Kanagawa 243 Japan  
tel: +81-462-30-5767  
fax: +81-462-30-5867  
email: iwamoto@cell.semicon.sony.co.jp

Yoji Kajitani  
Tokyo Inst. of Technology  
Dept. of Electrical and Electronics Engineering  
2-12-1 Ookayama, Meguro-ku, Tokyo 152, Japan  
tel: +81-3-5734-2565  
tel/fax: +81-3-5734-2567  
email: kajitani@ss.titech.ac.jp

Takashi Kambe  
Sharp Corp.  
Dept. 4  
Production Technology Lab.  
2613-1, Ichinomoto-cho, Tenri, Nara 632, Japan  
tel: 81-7436-5-2531  
fax: 81-7436-5-3046  
email: kambe@edag.ptdg.sharp.co.jp

Osamu Karatsu  
NTT Corp.  
Advanced LSI Lab.  
NTT LSI Labs.  
3-1, Morinosato Wakamiya, Atsugi  
Kanagawa 243-01, Japan  
tel: +81-462-40-2400  
fax: +81-462-40-4344  
email: kara@aecl.ntt.jp

Shuji Tsukiyama  
Chuo Univ.  
Dept. of Electrical and Engineering  
1-13-27 Kasuga Bunkyo-ku, Tokyo 113, Japan  
tel: +81-3-3817-1871  
fax: +81-3-3817-1847  
email: tsuki@elect.chuo-u.ac.jp

Kazuhiro Ueda  
Shibaura Inst. of Technology  
Dept. of Electronic Information Systems  
Faculty of Systems Engineering  
307 Fukasaku, Omiya, Saitama 330, Japan  
tel: +81-48-687-5809  
fax: +81-48-687-5198  
email: ueda@ulab.se.shibaura-it.ac.jp

Hiroto Yasuura  
Kyushu Univ.  
Dept. of Information Systems  
Interdisciplinary Graduate Sch. of Engineering Sciences  
6-1, Kasuga-koen, Kasuga, Fukuoka 816, Japan  
tel: +81-92-583-1339  
fax: +81-92-583-1338  
email: yasuura@is.kyushu-u.ac.jp