# Test Pattern Generation Based On Arithmetic Operations \*

Sanjay Gupta, Janusz Rajski and Jerzy Tyszer Microelectronics and Computer Systems Lab McGill University, Montréal, Canada H3A 2A7

#### Abstract

Existing built-in self test (BIST) strategies require the use of specialized test pattern generation hardware which introduces significant area overhead and performance degradation. In this paper, we propose a novel method for implementing test pattern generators based on adders widely available in data-path architectures and digital signal processing circuits. Test patterns are generated by continuously accumulating a constant value and their quality is evaluated in terms of the pseudo-exhaustive state coverage on subspaces of contiquous bits. This new test generation scheme, along with the recently introduced accumulator-based compaction scheme facilitates a BIST strategy for high performance datapath architectures that uses the functionality of existing hardware, is entirely integrated with the circuit under test, and results in at-speed testing with no performance degradation and area overhead.

## 1 Introduction

The increasing complexity of VLSI circuits in the absence of a corresponding increase in the number of input and output pins, has made Built-in Self Test (BIST) an extremely successful test strategy in the last decade. The fundamental idea in BIST is to integrate the test pattern generation and test response compaction functions for the circuit-under-test (CUT) on the chip itself [1].

To guarantee a high quality of testing, the test pattern generators used for BIST must be able to exercise most of the faults in the CUT, and the compactor should be able to preserve this coverage. These functions till now have been performed by specialized dedicated hardware. Even though, as in BILBO [2] this hardware may share registers from the CUT, it results in substantial hardware overhead and significant performance degradation due to the addition of multiplexors in the signal paths.

Permission to copy without fee all or part of this material is granted, provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission.

General purpose computing structures based on data-path architectures, as well as specialized digital signal processing circuits can perform powerful arithmetical and logical operations which can be exploited for test pattern generation and response compaction. A novel scheme for parallel compaction of test responses using existing accumulators with minimal area overhead, no performance degradation and similar aliasing probability to that of LFSRs has been proposed in [3]. If such existing arithmetical and logical structures could also be used to generate test patterns, then the need for additional hardware to implement a BIST strategy on such circuits would almost completely be eliminated. These vectors can then be distributed to different modules of the system since arithmetic and logic units (ALUs) or even simple adders usually constitute the core of such systems (Fig. 1).



Figure 1: Typical Data-path Core

Extensive studies have been performed to analyze the testing properties of sequences generated by LF-SRs and cellular automata [1], [4]. In contrast, though sequences generated using arithmetic and logical operations have been widely studied as sources of random numbers for Monte-Carlo simulation [5], their properties with respect to testing are largely unknown.

In this paper we propose a new test generation scheme that uses existing accumulators to generate parallel test patterns with no area overhead or performance degradation. In this scheme, the accumulator with an n-bit adder is used to generate a se-

<sup>\*</sup>This work is supported by a Collaborative Research and Development Grant from the Natural Sciences and Engineering Research Council of Canada and Bell-Northern Research Ltd.

quence of binary patterns by continuously accumulating a constant value. The patterns produced are pseudo-exhaustive [6], [7] in nature and can be used to test modules with physically adjacent input lines. The pseudo-exhaustive state coverage of such a scheme is analyzed and the best generators are identified.

### 2 Preliminaries

An *n*-bit ALU or accumulator featuring a binary adder can be used to implement a scheme in which a constant binary vector is successively transferred to the adder and added to the previous contents of the register R3 (Fig. 1). The state  $X_i$  of the register after *i* external vectors have been applied is given by

$$X_i = X_{i-1} + a \pmod{2^n} \tag{1}$$

The contents of the register R3 can now be used as a source of test patterns to test the accumulator itself or other modules in the circuit. The generation scheme (1) is described completely by its width n, initial state  $X_0$  and the constant increment value a and can be compactly denoted by the triple  $(a, X_0, n)$ .

An attractive method of evaluating the quality of the test pattern generator is to examine the state coverage that it provides. The state coverage gives the number of different patterns that can be produced and is an indication of the real capacity of the signals that appear on the output of the generator.

For an *n*-bit generator whose output bits are denoted as  $b_{n-1}b_{n-2}\ldots b_1b_0$ , consider the subspace formed by the *k* contiguous bits  $b_{i+k-1}b_{i+k-2}\ldots$  $b_{i+1}b_i$ , denoted as  $S_i^k$ . Clearly, there are n-k+1 such subspaces of size *k*, for  $i = 0, 1, \ldots, n-k$  (Fig. 2). The state coverage analysis will be with respect to such contiguous subspaces. Such an analysis is justified since data-path architectures have a strongly bit organized character and contain internal busses that are partitioned into physically adjacent lines.

b7	b6	b5	b4	b3	b2	b1	b0	

#### Figure 2: 4 bit contiguous subspaces for an 8 bit space

We say a sequence of *n*-bit vectors,  $\mathcal{Q} = \{X_0, X_1, \ldots, X_{p-1}\}$ , produced by the generator  $\mathcal{A} = (a, X_0, n)$  under the scheme (1), exhaustively covers a specified *k*-bit contiguous subspace  $S_i^k$ , if all  $2^k$  different patterns appear on the bit positions  $b_{i+k-1}b_{i+k-2} \ldots b_{i+1}b_i$  defining  $S_i^k$ .

Fig. 3 shows how the state coverage for 12 and 14 bit subspaces increases with the number of patterns produced by the generator  $\mathcal{A} = (13264529, 0, 32)$ . The figure clearly shows how some subspaces are exhaustively covered fairly quickly while others (of the same size) require substantially more patterns. Note for instance that for k = 14, the subspaces  $S_5^{14}$ ,  $S_6^{14}$ ,  $S_7^{14}$ ,  $S_8^{14}$  and  $S_9^{14}$  get covered exhaustively within 32768 patterns while the subspace  $S_{15}^{14}$  requires as many as 1021199 patterns i.e. more than 30 times as many patterns.

In the following definitions, we provide a framework for evaluating different generators in terms of their ability to exhaustively cover subspaces consisting of contiguous bits.

**Definition 1** Let  $P(S_i^k)$  denote the size of the smallest sequence (starting from  $X_0$ ) that exhaustively covers the k-bit contiguous subspace,  $S_i^k$ . Then, the normalized number of patterns required to exhaustively cover  $S_i^k$  is defined as  $\hat{P}(S_i^k) = P(S_i^k)/2^k$ .

Thus,  $\hat{P}$  provides a means of comparing the efficiency of a generator in covering different subspaces independently of their size.

**Definition 2** The latency of the generator for k-bit subspaces is defined as

a) 
$$w_k = \max_{i=0}^{n-k} \{\hat{P}(S_i^k)\}, \text{ in the worst case and}$$
  
b)  $v_k = \frac{1}{n-k+1} \sum_{i=0}^{n-k} \hat{P}(S_i^k), \text{ on average.}$ 

In other words,  $w_k = q$  guarantees that all k-bit contiguous subspaces will be exhaustively covered in q normalized number of patterns.

**Example** Consider the 4-bit sequence  $Q = \{0000, 1011, 0110, 0001, 1100, \ldots\}$  generated by A = (11, 0, 4). Here, the subspace  $S_0^2$  consisting of bits  $b_1b_0$  is exhaustively covered by the first four patterns in the sequence, while the subspaces  $S_1^2$  and  $S_2^2$  consisting of bits  $b_2b_1$  and  $b_3b_2$  respectively, require five patterns. Thus,  $\hat{P}(S_0^2) = 4/4 = 1.0$  and  $\hat{P}(S_1^2) = \hat{P}(S_2^2) = 5/4 = 1.25$ . This indicates that  $S_0^2$  can be exhaustively covered optimally, but  $S_1^2$  and  $S_2^2$  require 25% more patterns than the optimal. Now the worst case latency for the 2-bit subspaces is  $w_2 = 1.25$  while the average latency is only  $v_2 = (1+1.25+1.25)/3 = 1.167$ .

**Theorem 1** Given a generator  $\mathcal{A}$ ,  $w_k \leq 2w_{k+1}$  and  $v_k \leq 2v_{k+1}$ , for all k.

*Proof.* Follows directly from the fact that  $P(S_i^k) \leq P(S_i^{k+1})$  for all i and k.  $\Box$ 

**Definition 3** We define several metrics to evaluate the quality of the generator  $\mathcal{A} = (a, X_0, n)$  for subspaces of size r to s (both inclusive),  $1 \leq r \leq s \leq n$ , as follows

a) The worst case latency 
$$T(r, s)$$
, is given by  

$$T(r, s) = \max_{k=r}^{s} \{w_k\}$$
(2)



Figure 3: State Coverage for the generator,  $\mathcal{A} = (13264529, 0, 32)$ 

b) The average latency in the worst case W(r, s), is defined as

$$W(r,s) = \frac{1}{s-r+1} \sum_{k=r}^{s} w_k$$
(3)

c) The average latency in the average case V(r, s), is given by

$$V(r,s) = \frac{1}{s-r+1} \sum_{k=r}^{s} v_k$$
(4)

These metrics characterize different aspects of the behavior of the generator over the target range of subspace sizes. T(r,s) describes the worst case behavior of the generator while the other metrics describe its average behavior. T(r,s) = q implies that when  $q2^j$  patterns have been produced, all subspaces of size j  $(r \leq j \leq s)$  are exhaustively covered thus guaranteeing exhaustive coverage of all contiguous subspaces of size r to s within q times the optimal number of patterns for that size. W(r,s) defines the average number of normalized patterns that need to be produced to exhaustively cover all contiguous subspaces of any size between r and s while V(r,s) describes the average number of normalized patterns required to cover any subspace of any size between r and s.

For the metrics defined above, lower numbers imply better generators in the sense that such generators need to produce less number of patterns to exhaustively cover subspaces of different sizes, thus resulting in shorter test lengths for the same fault coverage. We can now state the problem as follows:

**Problem Statement:** Given the width of the generator n, and the sizes r, s  $(1 \le r \le s \le n)$ , of the target subspaces, find values of a and  $X_0$ , for which the generator  $\mathcal{A} = (a, X_0, n)$  is optimal under one of the metrics given in Definition 3. In other words, find

that a,  $X_0$  that minimizes the relevant metric. Such an optimal generator will be denoted as  $\mathcal{A}_{r,s}$ .

Clearly, no even number a, can make up a satisfactory generator since all subspaces of the form  $S_0^k$  will never be exhaustively covered. Also, if n is the width of the generator, then for all odd a,  $\hat{P}(S_0^n) = 1$ , since every odd number is relatively prime to  $2^n$ . Thus, for r = s = n, every generator consisting of odd a is optimal. The search for optimal values of a can therefore, be restricted to odd numbers and for subspace sizes r and s such that  $1 \leq r \leq s < n$ .

### 3 Non-progressive Schemes

Non-progressive generators exhaustively cover only the k-bit contiguous subspaces optimally in  $2^k$  steps, i.e. only  $w_k = 1$ . In other words, we restrict r = s = k for the general problem statement above. Such schemes are called non-progressive since, as shown later,  $2^{k-1}$  patterns need to be produced before even all the 1-bit subspaces are exhaustively covered.

Clearly, exhaustive coverage of k-bit subspaces also guarantees the exhaustive coverage of all subspaces of size less than k. However, from Theorem 1 the normalized number of steps required to exhaustively cover a j-bit subspace (j < k) can, in the worst case, be as high as  $2^{k-j}$ . Thus, for such schemes the optimal generator is of optimal quality only for the k-bit subspace, and the quality may deteriorate for other smaller sizes.

**Theorem 2** Given positive integers n and k (k < n), the generator  $\mathcal{A}_{k,k} = (a, 0, n)$  exhaustively covers all k-bit contiguous subspaces in exactly  $2^k$  steps, i.e.  $\hat{P}(S_i^k) = 1$ , for all i, where a is given by

$$a = \sum_{i=0}^{\lceil n/k \rceil - 1} 2^{ki}$$
(5)

**Proof.** The *n*-bit generator can be divided into  $\lceil n/k \rceil$  disjoint subspaces (DS), each of which is *k*-bits wide, except for the last one. The constant *a*, has ones on bits  $0, k, 2k, \ldots$  i.e. on the least significant position of each DS. Thus each step of the generation process is equivalent to adding 1 to each of the DSs. Since  $X_0 = 0$ , there is no carry out from bit position ik - 1 to bit position ik before all  $2^k$  patterns have been produced. Now consider a subspace that overlaps two adjacent DSs. It can easily be shown that this subspace consists of bits weighted from 0 to k - 1 (Fig. 4), though the order depends on the relative position of the subspace with respect to the two adjacent DSs. Thus, the generator produces all  $2^k$  patterns on the bits constituting the subspace in exactly  $2^k$  steps.



**Theorem 3** For the generator defined in Theorem 2, the worst case latency for *i*-bit subspaces is given by  $w_i = 2^{-i}[2^{k-i}(2^i-1)+1]$ , if  $1 \le i \le k$ .

*Proof.* When  $1 \le i \le k$ , it can easily be shown that the *i*-bit subspace whose most significant bit is at position jk - 1, for any j, requires the most patterns before it is exhaustively covered. These subspaces are exhaustively covered as soon as the all 1s pattern appears on the *i* bits. Since no carries are generated from position jk - 1 to jk before  $2^k$  steps, these subspaces are exhaustively covered (except for the initial pattern  $X_0$ ) after  $\sum_{j=0}^{i-1} 2^{k-1-j} = 2^{k-i}(2^i - 1)$  patterns, which concludes the proof.  $\Box$ 

#### 4 **Progressive Schemes**

In this section we will discuss generators which efficiently cover exhaustively all subspaces within a certain range of sizes. The selection of the required range of sizes depends, in general, on the width of the cones of logic that drive the outputs of the network under test. The upper limit of the range depends on the width of the widest cone of logic that needs to be tested and the lower limit depends on the minimum absolute number of test patterns that should be applied.

Using k generators, a scheme for which  $w_i < 2$   $(1 \le i \le k)$ , can be defined as shown in the following theorem. An optimal (i.e. T(1,k) = 1) pseudo-exhaustive scheme was previously developed in [8]. That scheme, however, uses linear operations in GF(2).

**Theorem 4** Given n and k (k < n), the multiple generation scheme consisting of the k generators,  $\mathcal{A}_{1,1}, \mathcal{A}_{2,2}, \ldots, \mathcal{A}_{i,i}, \ldots, \mathcal{A}_{k,k}$  used successively,

requires at most 2 times the optimal number of patterns to exhaustively cover all subspaces of size 1 to k. The generators  $\mathcal{A}_{i,i}$  are the optimal non-progressive generators as defined in Theorem 2 and are each used to generate the next  $2^i$  patterns.

*Proof.* From Theorem 2, it follows that the generator  $\mathcal{A}_{i,i}$ , exhaustively covers all *i* bit subspaces in exactly  $2^i$  patterns. Since the i-1 previous generators have each generated  $2^1, 2^2, \ldots, 2^{i-1}$  patterns respectively, a total of  $2(2^i-1)$  patterns have been generated when the *i* bit subspace is exhaustively covered. Thus,  $w_i < 2$ , for all *i*.  $\Box$ 

For schemes using single generators, we will use the worst case latency T(r, s) to evaluate the goodness of the generator. Clearly, this is the strongest criterion, in that for a generator with T(r, s) = t, we guarantee that all possible subspaces of size r to swill be exhaustively covered in at most t times the optimal number of patterns. Also, experimental data reveals that all the three metrics are very strongly correlated. Fig. 5 shows the values of the three metrics T(1, n), W(1, n) and V(1, n), for all generators of size 6 and 8 bits. Table 1 lists the correlation coefficients for  $\rho(T(1, n), W(1, n))$  and  $\rho(W(1, n), V(1, n))$  for all generators  $\mathcal{A} = (a, 0, n)$  (a is odd and  $8 \leq n \leq 16$ ). This data indicates that the goodness of a generator is

n	$\rho(T(1,n),W(1,n))$	ho(W(1,n),V(1,n))
8	0.995207	0.987386
9	0.996179	0.985447
10	0.996674	0.983677
11	0.997054	0.982201
12	0.997299	0.980939
13	0.997480	0.979949
14	0.997645	0.979151
15	0.997755	0.978613
16	0.997836	0.978277

Table 1: Correlation coefficients for T, W and V

virtually independent of the specific metric used and leads to the following conjecture.

**Conjecture 1** The goodness of a generator  $\mathcal{A}_{r,s} = (a, X_0, n)$ , relative to other generators (with the same value of  $n, X_0$ ), as determined by the worst case latency T(r, s) is virtually similar to that determined by the average latency in the worst case W(r, s), and the average latency in the average case V(r, s).

Thus, the search for good generators can be made with respect to any of the metrics.

Till now, it has been assumed that the initial value  $X_0$  is equal to 0. This assumption is reasonable, since the impact of  $X_0$  on the quality of the generator has



Figure 5: T(1, n), W(1, n) and V(1, n) vs. A = (a, 0, n)

been observed to be greatest for the smallest size subspaces and diminishes rapidly for larger sizes. Also, experimental data reveals that the worst case latency T of a generator for the optimal value of  $X_0$  is only marginally better than when  $X_0 = 0$ . In particular, Fig. 6 shows the impact of  $X_0$  on the worst case latency, T(1, n), of the generators  $\mathcal{A} = (91, X_0, 8)$  and  $\mathcal{A} = (467, X_0, 10)$ .

Thus, we have the following conjecture.

**Conjecture 2** The goodness of the generator  $\mathcal{A}_{r,s} = (a, X_0, n)$  for the optimal value of  $X_0$  is only marginally better than for the value  $X_0 = 0$ .

**Corollary** Given n, the search for the optimum value of a and  $X_0$  is orthogonal. Thus, the best generator can be located by first searching for the optimum value of a with  $X_0 = 0$  and then using that value of a to search for the optimum value of  $X_0$ .

The non-linearity of the addition operation makes a theoretical study of this generation scheme complex. Therefore, the next section presents the results obtained from extensive experiments to identify the best generators for a variety of generator widths.

#### 5 Experimental Results

Extensive experiments have been conducted to identify the best generators for different widths and for different ranges of subspace sizes.

For  $4 \leq n \leq 16$  the best generators  $\mathcal{A}_{r,s} = (a, 0, n)$  have been identified for all subspaces of size r to s by exhaustive search of the entire solution space (i.e. by examining all odd  $a < 2^n$ ). For  $17 \leq n \leq 32$ , an exhaustive search becomes infeasible. Hence, upto 50,000 values of a were randomly sampled for each n in order to identify the good generators. For these cases, the largest size subspaces that have been considered

are 16 bits wide. In all experiments, it is assumed that the initial value  $X_0 = 0$ .

The best values of T(r, s) and the corresponding values of a for different values of r, s are presented in Tables 2, 3 and 4. Only selected results are presented here; further details can be found in [9].

T(r, s) values have been rounded up and are listed in the tables as [t], while the values of a are listed in hexadecimal notation. For instance, the value of T(5,8) for n = 15 is listed in the upper triangular half of Table 3 in the column labeled 5 and the third row of the group of rows labeled 8 and is equal to 2.079. The value of  $\mathcal{A}_{5,8}$  is listed below that as 214F (hex).

			г											
S	n	1	2	3	4									
5	7	[1.875]	[1.750]	[1.688]	[1.469]									
		5B	13	69	31									
4	7	[1.875]	[1.625]	[1.438]										
		5B	1B	27										
	6	[1.625]	[1.500]	[1.438]										
		1B	25	19										
3	7	[1.625]	[1.500]											
		5B	25											
	6	[1.625]	[1.500]											
		1B	25											
	5	[1.625]	[1.500]											
		1B	5											
2	7	[1.500]												
		2D												
	6	[1.500]												
		15												
	5	[1.500]												
		D												
	4	[1.500]												
		5												

Table 2: Best generators for  $4 \le n \le 7$ 

It should be noted that values of a for r = s are not listed since these can be synthesized using Theorem 2. Also, since  $w_n = 1$  for all a, T(r,n) = T(r,n-1). Thus,  $\mathcal{A}_{r,n} = \mathcal{A}_{r,n-1}$ . This implies that the the best generator for any range of subspace sizes can be obtained by only evaluating subspaces up to size n - 1.

From the experimental data for  $4 \leq n \leq 16$ , it was observed that  $\mathcal{A}_{r,n-1} = \mathcal{A}_{r,n-2}$ , for all  $r \leq n-3$ i.e. the best generator for subspace sizes r to n-2



Figure 6: Impact of  $X_0$  on the quality, T(1, n) of the generators  $\mathcal{A} = (a, X_0, n)$ 

is also the best generator for sizes r to n-1. It was also seen that the best generator  $\mathcal{A}_{n-2,n-1}$ , is always 3. Thus in the tables for  $4 \leq n \leq 16$ , the values for  $\mathcal{A}_{r,n}, \mathcal{A}_{r,n-1}, \mathcal{A}_{n-2,n}$  and  $\mathcal{A}_{n-2,n-1}$  are not listed.

The tables for  $4 \leq n \leq 16$  show that the value of T(1, n) increases from a low of 1.5 (for n = 4) to a high of 2.688 (for n = 16). The values for T(r, s)for any other r, s are lower than these limits. Similarly, the value of T(5, 16) increases to a maximum of 3.829 for n = 32. Thus, for a data-path of width n, if subspaces of sizes r to s are to be targeted, the best value of  $\mathcal{A} = (a, 0, n)$  can be located from the relevant tables. The corresponding values of T(r,s) = tthen imply that as the number of patterns produced increases from  $t \cdot 2^r$  to  $t \cdot 2^s$  (subject to a maximum of  $2^n$ ), the sizes of the subspaces that are exhaustively covered increases progressively from r to s. Thus for a 32-bit data-path, only  $3.829 \cdot 2^{j}$  patterns have to be produced to exhaustively cover a subspace of size j, 5 < j < 16, while correspondingly for a 16-bit datapath only  $2.329 \cdot 2^j$  patterns are needed.

#### 6 Conclusions

In this paper we have demonstrated a completely original scheme for generating test patterns in datapath architectures having adders. To the best of our knowledge, this is the first time arithmetic units have been considered as sources of pseudo-exhaustive test patterns. We have shown that the sequence of patterns generated by continuously accumulating a constant value is an effective source of high quality parallel test patterns in terms of their pseudo-exhaustive state coverage on subspaces of contiguous bits. Such generators exhaustively cover all the contiguous bit subspaces in close to the optimal number of patterns. The selection of the range of sizes of subspaces that must be exhaustively covered then provides a flexible framework for tradeoffs between test application time and test quality. Since this test generation technique uses existing adders it has no impact on the area and performance of the circuit. The compaction scheme of [3] also uses existing accumulators to compact test responses. Thus, the arithmetic and logic units or even simple adders found in datapath architectures can be leveraged as test pattern generators and test response compactors to provide the key elements of a BIST strategy that results in at-speed testing with no area overhead or performance degradation.

#### Acknowledgments

The authors would like to thank Mr. Kevin Malakoff for providing some experimental results.

#### References

- P.H. Bardell, W.H. McAnney, and J. Savir. Built-in Test for VLSI: Pseudorandom Techniques. John Wiley & Sons, 1987.
- [2] B. Koenemann, J. Mucha, and G. Zwiehoff. Built-in test for complex integrated circuits. *IEEE J. Solid State Circuits*, SC-15:315-318, June 1980.
- [3] J. Rajski and J. Tyszer. Accumulator-based compaction of test responses. *IEEE Tr. Comp.*, 42(6):643-450, June 1993.
- [4] P.D. Hortensius et al. Cellular-automata-based pseudorandom number generators for built-in self test. *IEEE Tr. CAD*, 7(8):842–859, Aug. 1989.
- [5] D.E. Knuth. The Art of Computer Programming, volume 2. Addison-Wesley, 2nd edition, 1981.
- [6] D.T. Tang and L.S. Woo. Exhaustive test pattern generation with constant weight vectors. *IEEE Tr. Comp.*, 32(12):1145-1150, Dec. 1983.
- [7] E.J. McCluskey. Verification testing a pseudoexhaustive test technique. *IEEE Tr. Comp.*, 33(6):541-546, June 1984.
- [8] J. Rajski and J. Tyszer. Recursive pseudo-exhaustive test pattern generation. *IEEE Tr. Comp.*, 42(12):1517-1521, Dec. 1993.
- [9] S. Gupta, J. Rajski, and J. Tyszer. Arithmetic generators of pseudo-exhaustive test patterns. Submitted to *IEEE Tr. Comp.*

Table 3: Best generators for  $8 \le n \le 16$ 

-	n	1	2	3	4	Ľ,	6	r 7	8	q	10	11	12	13	7
14	16	[2.688]	[2.688]	[2.688]	[2.396]	[2.329]	[2.329]	[2.117]	[2.106]	[2.000]	[1.963]	[1.778]	[1.600]	[1.455]	╡
13	16	92E D [2.688]	92ED [2.625]	92ED [2.590]	A F61 [2.396]	26C1 [2.329]	26C1 [2.329]	A033 [2.117]	ACC9 [2.029]	67FD [2.000]	B509 [1.880]	4009 [1.601]	8005	5559	
	15	92ED	EC8B [2.590]	1375 [2.590]	A F61	26C1 [2,176]	26C1	A033	C26B [1 997]	67FD [1.962]	CDE9 [1784]	6AA9 [1.601]	4445 [1 455]		
10	10	1375	1375	1375	2F61	26C1	127F	6B6B	3403	E4B	2CCB	6AA9	4445		
12	16	92ED	62CB	[2.590] 1375	[2.396] AF61	[2.329] 26C1	[2.258] E91	[2.042] D6E1	[1.997] 3403	[1.882] 155B	1FFB	A131			
	15	[2.590] 1375	[2.590] 1375	[2.590] 1375	[2.282] 2F61	[2.176] 26C1	[2.120] 127F	[2.042] 56E1	[1.997] 3403	[1.882] 155B	[1.601] 1FFB	[1.455] 1D89			
	14	[2.500] 1375	[2.500] 1.375	[2.391] 2B D 1	[2.102] 109F	[2.102] 109F	[2.102] 109F	[2.000] 1575	[1.963] 1ED3	[1.780] 1491	[1.600] 2005	[1.455] 1D89	[1 500]	1 12	2
11	16	[2.688]	[2.625]	[2.547]	[2.282]	[2.282]	[2.120] 127E	[2.000]	[1.882]	[1.615]	[1.489]	1200	555	12	2
	15	[2.590]	[2.590]	[2.547]	[2.172]	[2.172]	[2.120]	[2.000]	[1.882]	5AA9 [1.601]	[1.489]		[1.500] 2D5	11	
	14	1375 [2.500]	1375 [2.500]	6791 [2.391]	20F5 [2.102]	20F5 [2.102]	127F [2.020]	19FD [2.000]	6927 [1.882]	4557 [1.601]	3A7 [1.455]		[1.500] 155	10	
	13	1375 [2.500]	1375 [2.500]	2BD1 [2.391]	109F [2.102]	109F [2.079]	A71 [1.985]	1575 [1.946]	2927 [1.778]	557 [1.601]	B [1,455]		[1.500] B5	9	
10	16	1375	1375	BD1	109F	114F	D03	D69	7F7	557	В		[1.500]	8	
10	10	AEE7	62CB	6791	509F	F64B	8189	3663	8805	AB		[1.500]	[1.625]	12	3
	15	[2.590] 1375	[2.590] 1375	[2.532] 6989	[2.172] 20F5	[2.157] 193F	[1.985] 4D03	[1.874] 7663	[1.600] 805	[1.490] 3E5D		5A5 [1.500]	6DB [1.625]	11	
	14	[2.500] 1375	[2.500] 1375	[2.391] 2B D 1	[2.102] 109F	[2.084] 314F	[1.985] D03	[1.874] 3663	[1.600] 805	[1.490] 1A3		5A5 [1.500]	2DB	10	
	13	[2.500] 1375	[2.500] 1375	[2.391] BD1	[2.102] 109F	[2.079] 114F	[1.985] D.03	[1.874]	[1.600]	[1.457] 5 A K		1A5	2DB		
9	16	[2.657]	[2.375]	[2.375]	[2.172]	[2.172]	[1.985]	[1.727]	[1.499]	JAD		1A5	DB		
	15	AEE7 [2.590]	51D3 [2.375]	2E2D [2.375]	20F'5 [2.172]	20F5 [2.118]	4281 [1.985]	6A9 [1.727]	301 [1.499]			[1.500] A5	[1.625] 5B	8	
	14	1375 [2.500]	51D3 [2.375]	2E2D [2.375]	20F5 [2.102]	3E0B [2.084]	3D7F [1.946]	6A9 [1.633]	301 [1.491]		[1.688] 169	[1.750] 2D3	[2.000] 2D3	12	4
	13	1375	11D3	11D3	109F	314F	22D	6A9	7CD		[1.625]	[1.750]	[2.000] 1 A 7	11	
	10	1375	11D3	5E9	109F	1983	34D	6A9	7CD		[1.625]	[1.750]	[2.000]	10	
8	16	[2.465] 5AE7	[2.250] 3769	[2.125] 3769	[2.125] 3769	[2.118] 41F5	[1.891] 36A5	[1.602] 1E05			D9 [1.625]	97 [1.750]	[2.000]	9	
	15	[2.465] 1AE7	[2.250] 3769	[2.125] 3769	[2.125] 3769	[2.079] 214F	[1.602] 1E05	[1.497] 3E7F			D9 [1.500]	97 [1.625]	5B [1.938]	8	
	14	[2.465] 1 A E 7	[2.250] 3769	[2.125] 3769	[2.102] 109E	[1.891] 3645	[1.602] 1E05	[1.497] 181		1 594	D9	E5	5B	12	E
	13	[2.465]	[2.250]	[2.125]	[2.102]	[1.875]	[1.602]	[1.489]		285	4D9	4D9	9D3	12	5
7	16	[2.438]	[2.250]	[2.125]	[1.938]	[1.922]	[1.524]	IFD5		[1.594] 85	463	4D9	[2.000] 1D3	11	
	15	5AE7 [2.438]	3769 [2.250]	3769 [2.125]	50A1 [1.938]	50 A 1 [1.922]	C815 [1.524]			[1.594] 85	[1.750] D9	[1.750] D9	[2.000] 1D3	10	
	14	1AE7 [2,438]	3769 [2.063]	3769 [2.063]	10A1 [1.938]	50 A 1 [1.860]	4815 [1.524]			[1.500] D1	[1.750] D9	[1.750] D9	[2.000] 5B	9	
	12	1AE7	3727	8D9	10A1	1F3	815			[1.469]	[1.688]	[1.750]	[1.938]	8	
	15	1AE7	1727	[2.063] 8D9	[1.938] F5F	AF7	[1.500] F41		[1.594]	[1.594]	[2.000]	[2.000]	[2.188]	12	6
6	16	[2.188] CE9D	[2.188] 51D3	[2.125] 3769	[1.875] 477B	[1.672] 17A1			885 [1.485]	885 [1.594]	1D3 [2.000]	1D3 [2.000]	69 D [2.000]	11	
	15	[2.188] 4E9D	[2.188] 11D3	[2.125] 2E2D	[1.875] 3885	[1.672] 17A1			39F [1,485]	85 [1.594]	1D3 [1.813]	1D3 [1.813]	1D3 [2.000]	10	
	14	[2.188] E9D	[2.063] 3727	[2.063] 8D9	[1.594] 1885	[1.594] 1885			61	85	D9	D9	1D3	a	
	13	[2.188]	[2.063]	[2.063]	[1.594]	[1.594]			1F5	85	D9	D9	1D3		
5	16	[2.000]	[1.813]	[1.813]	[1.594]	1000	1	<b></b>	[1.438] F5	[1.594]	[1.750] D9	[1.750] D9	[1.938] 5B	ŏ	
	15	39D3 [2.000]	64D9 [1.813]	64D9 [1.813]	4285 [1.594]			[1.493] C1	[1.829] 3A9	[1.938] A1	[2.063] 727	[2.063] 727	[2.438] AE7	12	7
	14	39D3 [2.000]	64D9 [1.813]	C63 [1.813]	1885 [1.594]			[1.493] C1	[1.610] 457	[1.938] A1	[2.063] D9	[2.063] 727	[2.375] 1D3	11	
	12	E 5B	24D9	4D9	285 [1 594]			[1.461]	[1.610] #7	[1.813]	[1.813]	[1.813]	[2.000] 1D2	10	
	10	E 5B	4D9	4D9	285			[1.461]	[1.610]	[1.750]	[1.750]	[1.750]	[2.000]	9	
4	16	[2.000] 39D3	25A7	[1.688] 3769			[1.489]	[1.602]	[1.875]	[2.102]	[2.125]	[2.250]	[2.438]	12	8
	15	[2.000] 1697	[1.750] 12D3	[1.688] 969			2B [1.458]	1FB [1.602]	AF7 [1.829]	9F [1.938]	769 [2.125]	769 [2.125]	AE7 [2.375]	11	
	14	[2.000] E 5B	[1.750] 969	[1.688] 969			123 [1 454]	1FB	2F7	343 [1.938]	769	769 [2.000]	1D3	10	
	13	[2.000]	[1.750]	[1.688]		1 484	2DD	205	109	343	1D3	1D3	1D3		
3	16	5A ( [1.625]	5A/ [1.500]	909	I	559	6A9	22D	[1.954] E0B	[2.102] 9F	[2.188] C87	1D3	375		9
	15	B6DB [1.625]	A5A5 [1.500]			[1.454] 559	[1.606] 6A9	[1.829] 691	[1.915] 6F9	[1.938] 343	[2.157] 631	[2.375] 1D3	[2.375] 1D3	11	
	14	36DB [1.625]	25A5 [1.500]		[1.457] 5A5	[1.600] 805	[1.774] CB	[1.926] 79B	[2.000] 60B	[2.102] 9F	[2.188] C87	[2.500] 375	[2.500] 375	12	10
	13	16DB	25A5		9	8	3 7	6	5	4	3	2	1	n	s
	10	16DB	5A5						r					Π	

3.	CT	981] EB17 .918] .62D			9		2		ø		<u>о</u>		10		11		12		13		14		15		16		50
		5141 5141 5141 51801			30	29	30	29	30	29	30	29	30	29	30	29	30	29	30	29	30	29	30	29	30	29	u
, K	14	[2.156] E54FCF03 [2.156] eearcen3	F8DF313B [2.000] [2.000] 78DF313B		[1.969] 11F8228D	[1.969] 11F8228D	[2.469] CA06F75	[2.469] CA06F75	[2.594] 11A4E615	[2.594] 11A4E615	[2.747] 374F9F83	[2.747] 174F9F83	[2.857] 374F9F83	[2.857] 174F9F83	[2.857] 374F9F83	[2.857] 174F9F83	[2.857] 374F9F83	[2.857] 174F9F83	[3.563] 273C08CB	[3.563] 73C08CB	[3.829] 35977DDB	[3.829] 15977DDB	[3.829] 35977DDB	[3.829] 15977DDB	3.829 359770 D B	[3.829] [3.829] 15977DDB	r.
61	CT	[2.455] ABF9F71 [2.455] ABF9F71	[2.368] 622A03ED [2.245] 1A9722A9	[2.000] C94BBFFF	[1.916] BFCCCDB		[2.055] DFBF83	[2.000] 187CC07F	[2.219] 30740ADD	[2.219] 10740ADD	[2.641] 1F437F35	[2.641] 1F437F35	[2.857] 374F9F83	[2.857] 174 $F$ 9 $F$ 83	[2.857] 374F9F83	[2.857] 174F9F83	[2.857] 374F9F83	[2.857] 174F9F83	[3.028] 273C08CB	[3.028] 73C08CB	[3.598] 8FDB079	[3.598] 8FDB079	[3.598] 8FDB079	[3.598] 8FDB079	[3.598] 8FDB079	8FDB079	9
c.	14	[2.851] 95D ED05 [2.783] 1766 ED89	[2.641] A3C6E2B [2.476] 33BF1299	[2.397] B0C6F0B (	[2.397] B0C6F0B 4	[1.990] 8B8BC19	[1.990] 8B8BC19		[1.969] 1A9AF957	[1.954] 1A9AF957	[2.344] 2F0738B7	[2.344] F0738B7	[2.711] 1C075641	[2.469] 1887AFF	[2.857] 374F9F83	[2.857] 174F9F83	[2.857] 374F9F83	[2.857] 174F9F83	[3.028] 273C08CB	[3.028] 73C08CB	[3.380] 106F251	[3.236] 15483B9B	[3.447] 16D7F351	[3.254] 15483B9B	3.447 16D7F351	[3.447] [5.447] 16D7F351	1
-	11	[2.851] 95DED05 [2.851] 85DED05	[2.838] 77FB05D A. [2.785] 45D51A1	[2.580] 30C6F0B D	[2.580] 30C6F0B 5	[2.399] 0112003B E	[2.399] 5112003B 6	[1.988] C1553D7	[1.988] C1553D7	]	[2.071] 135F55FF	[2.016] 1EC88AA5	[2.477] C15B7FB	[2.469] 1887AFF	[2.618] 14274D3D	[2.563] 7A53BB1	[2.826] 363DCF71	[2.826] 163DCF71	[3.028] 273C08CB	[3.028] 73C08CB	[3.187] 3478A785	[3.059] 31C19E9	[3.393] 136D3665	[3.254] 15483B9B	[3.393] 126D2665	[3.393] [36D3665	•
I 10 1	TU	[3.089] [3.089] [3.089] 2770.08	[2.946] 4FB7E7 D0 [2.946] 4FB7E7 1	[2.733] 83D4F1 DE	[2.733] 83D4F1 5E	[2.536] AFFD7 D	[2.536] [AFFD7 5	[2.517] 43F77F 50	[2.517] 43F77F 50	[2.000] 6400801	[1.990] [073A3		[1.993]A008955	[1.993]A008955	[2.287] 30F8DFF9	[2.188] 7A53BB1	[2.520] B91764D	[2.520] B91764D	[2.633] B91764D	[2.633] B91764D	[2.876] 23F1C995	[2.758] 31C19E9	[3.142] 8BAB005	[3.142] 8BAB005	[3.142] 8 R A ROOE	[3.142] 8BAB005	0
c	a	[3.393] 5D3665 F59 [3.142] *A BOD5 759	[3.196] [3.196] [3.142] [3.142] [AB005] 56	[3.105] 3D3983 B5	[3.105] 3D3983 35	[2.794] ID8423 65C	[2.633] 91764D 65C	[2.520] 91764D B3	[2.520] 91764D 33	[2.287] 8DFF9 81	[2.287] [2.287] 8DFF9 4D	[1.993] 008955	[1.993]008955		[1.990] D9C73A3	[1.990] D9C73A3	[2.517] 3343F77F	[2.334] 1E15A57F	[2.536] 25CAFFD7	[2.536] 5CAFFD7	[2.721] 392C4A 43	[2.716] 978ED7F	[2.946] 164FB7E7	[2.946] 164FB7E7	[3.088] 77 R A GRE	[3.015] 35CD327	10
0	o	[3.393] [3.393] [3.393] [3.393] [3.393] [3.393]	[3.393] [3.393] [3.393] [3.393] [3.393] [3.393] [3.3665] 8E	[3.371] CA057 D41	[3.321] AB9D9 541	[3.133] 1764D 4B	[3.028] 208CB 4B:	[2.905] [201B9 4B	[2.826] DCF71 4B	[2.618] 30F 74D3D 30F	[2.618] 30F	[2.497] \03359 CA	[2.477] 5B7FB 4A	[2.073] 97.A.F.1	[2.071] F55FF	]	[1.988] 1C1553D7	[1.980] 5BD0C19	[2.271] 222A01B5	[2.271] 22A01B5	[2.271] 222A01B5	[2.271] 22A01B5	[2.744] 36AE5B03	[2.744] 16AE5B03	[2.851] 950.8005	22.851] [2.851] 95DED05	
ŕ	1	.598] D36 B079 D36 .447] 536	.598]	.380] F251 4BF	.380] F251 3DB/	.250] 4B9	.028] 8CB 2730	.905] 01B9 A4C	.903] 8CB 7631	.905] 01B9 D42	.903] 542'	.805] IEB1 802	.805] IEB1 4C1	.614] 2EA7 581	.356] .AA5 135	.985] F957	.969] F957		[1.966] 48E39CB	[1.956] 21F7263	[2.244] 38A508A5	[2.174] A6B4A4B	[2.434] AF964D	[2.402] 134AB615	[2.553] 94 A 18115	94A18D5	c.
3	٥	98] [3 179 8FD 98] [3 170 16D7	98] [3] 98] 8FD 98] [3] 98] 16D7.	98] [3 179 8106:	98] [3 179 106	<u>98] [3</u> )79 610B5	28] [3 CB 273C0	57] [2 A9 A4C2(	03] [2 CB 273C0	24] [2 27 A4C20	03] [2 2B 273C0	73] [2 9B C3B34	03] 43B34	72] [2 17 BE9D2	41] [2 )03 1F7EB	85] [1 B5 9A9A]	85] [1 B5 1A9A]	49] 643	49] .43		[1.916] 3FCCCDB	[1.916] 3FCCCDB	[2.245] 1A9722A9	[2.139] 1A9722A9	[2.363] 68D2697	[2.346] [7E6E38F	12
		] [3.5 3 8FDB( ] [3.55 3.55 8FDB(	BFDB( 8FDB( 8FDB( 8FDB0	1 [3.5 3 8FDBC	] [3.5 3 8FDBC	3 8FDBC	[] [3.0	] [3.5 3 43D5C1	] [2.9	] [3.5 3 21DD4F	[2.9 273C08(	[ [2.9] 3 EFC83B	[] [2.9	1 [2.6 3 61D66B	] [2.6 2 2 E E 2 F E	] [2.4 9 14A991	[2.4 5 14A991	[2.1 ) CAE325	[2.1 5 4AE325				[1.980] 28314BF	[1.964] 202FE13	[2.126] 68D/2607	[2.053] 9B9C41	11
		[3.829 F5977DDI [3.829 75977DD	F5977DDF [3.829 [3.829 75977DDE	[3.829 F5977DDE	[3.829 75977DDE	[3.782 8122A51E	[3.563 273C08CE	[3.557 43D5C1A9	[3.557 43D5C1A9	[3.547 43D5C1A5	[3.520 447EE427	[2.973 EFC83B9E	[2.973 6FC83B9E	[2.973 RFC83B9F	[2.875 32B1EF5F	[2.875 2698CF59	[2.610 7DCD9FU	[2.500 EF3967A5	[2.469 CA06F75	2.094 3C0F361	[1.969] 11F8228E		22	~ 1	[1.914]	[1.818] [37C467	ž
5	=	32 31	32 31	32	31	32	31	32	31	32	31	32	31	32	31	32	31	32	31	32	31				10.8		L
¢	x	16	15	14		13		12		F		10		6		00		2		9							

Table 4: Good generators for  $29 \le n \le 32$