

## Statistical Gate Delay Model for Multiple Input Switching

Takayuki Fukuoka<sup>1</sup>, Akira Tsuchiya<sup>1</sup>, Hidetoshi Onodera<sup>1,2</sup>

<sup>1</sup>)Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan.

<sup>2</sup>) JST, CREST

{fukuoka, tsuchiya, onodera}@vlsi.kuee.kyoto-u.ac.jp

**Abstract—** In this paper, we propose a calculation method of gate delay for SSTA (Statistical Static Timing Analysis) considering MIS (Multiple Input Switching). Most SSTA approaches assume a single input switching model and ignore the effect of MIS on gate delay. MIS occurs when multiple inputs of a gate switch nearly simultaneously. Thus, ignoring MIS causes error in MAX operation in SSTA. We propose a statistical gate delay model considering MIS. We verify the proposed method by SPICE based Monte Carlo simulations and experimental results show that the proposed method improves the error due to ignoring MIS.

### I. INTRODUCTION

Process scaling makes it possible to improve circuit performance. On the other hands, the impact of process variations on performance has been increasing. In such a situation, STA (Static Timing Analysis) is no longer able to capture the circuit performance accurately. In STA, the best/worst corners are used to capture the circuit performance. The corner based analysis is valid when die-to-die variation is dominant. However, in recent processes, within-die variation has been becoming significant. In such a situation, the timing prediction by the corner based analysis becomes too pessimistic. Therefore, SSTA (Statistical Static Timing Analysis) has been developed to consider the statistical characteristics of timing issue.

Canonical delay model is widely used in a lot of SSTA approaches [1–4]. This model considers delays and transition times as functions of process parameters, and can handle spatial correlations efficiently. Reference [1, 2] use a first-order canonical delay model, which assumes that all the variations are expressed by normal distributions. While, higher order delay models have studied in [3, 4] to handle non normal distributions. In SSTA, one of the error sources is the statistical maximum operation because the result of maximum of two normal distributions is a skewed non normal distribution. Some researchers have discussed the computation of the statistical maximum operation [4, 5]. However, other sources of errors exist in simultaneous switching such as MIS (Multiple Input Switching) [6–9]. When multiple inputs of a gate switch simultaneously or close to each other, the gate delay can increase or decrease compared to that of SIS (Single Input Switching). Therefore, the effect of MIS should be discussed for accurate timing analysis. Several researchers have discussed the effect of MIS in STA [6, 7] and SSTA [8, 9]. However, it is not clear whether these methods could be applicable to canonical delay models.

In this paper, we propose a gate delay model that can be applied to the first-order canonical delay model. The proposed model modifies the gate delay by the timing difference between the transitions of inputs to handle the effect of MIS on the gate delays. The proposed method can also handle the effect of input transition variations on the delay.

This paper also discusses the distribution in output transition times. The distribution in output transition times affects the result of SSTA. However, in even a conventional SSTA that does not consider MIS, the treatment of output transition times of a multiple input gate has not been investigated in details, with a few exceptions [1, 2]. Furthermore, MIS affects output transition times as well as gate delays. We propose a calculation method of gate delay and output transition time considering MIS. We compare the result by the proposed method to that by Monte Carlo analysis of a transistor level simulation. Results show that the proposed method improves the error due to ignoring MIS.

The rest of this paper is organized as follows. Section II shows the effect of MIS on the gate delay and output transition time. Section III proposes a gate delay model considering MIS. Section IV verifies the proposed method by the Monte Carlo analysis of a transistor level simulation. Section V concludes this paper.

### II. EFFECT OF MULTIPLE INPUT SWITCHING

In SSTA, the statistical maximum operation is necessary to estimate the output distribution of a gate with multiple inputs. Fig. 1 shows an example of the statistical maximum operation in a 2-input NAND gate. The output arrival time  $A_{OUT}$  is calculated as  $\text{MAX}(A_A + D_A, A_B + D_B)$  where  $A$  is the arrival time and  $D$  is the gate delay from the input to the output. The subscripts A and B correspond to the inputs A and B. Typically, SSTA characterizes the gate delay from each input to output under a single input switching (SIS), which assumes that only one of the inputs switches. However, when the multiple inputs switch simultaneously, the gate delay changes. For example, as inputs A and B rise simultaneously, the two p-channel transistors that are connected in parallel start to conduct simultaneously and the delay becomes small. On the other hands, as inputs A and B fall simultaneously, the delay becomes large. Thus in the case of simultaneous switching, SIS assumption is not accurate and it is necessary to consider the effect of MIS.

We show the effect of MIS on gate delay and output transition time by a transistor level simulation [10]. We use a 2-input




Fig. 1. Example of the statistical maximum operation in SSTA




Fig. 2. Gate delay of falling output transition




Fig. 3. Gate delay of rising output transition




Fig. 4. Example of the gate delay of falling output transition

NAND gate in a 90nm CMOS process as an example. The gate delay can be classified into two cases, i.e. falling transition and rising transition. Fig. 2 shows falling output transition. The rising of both inputs A and B makes the output fall, thus the gate delay is defined as  $\text{MIN}(A_{\text{OUT}} - A_A, A_{\text{OUT}} - A_B)$ . Fig. 3 shows rising output transition. The falling of only one of the inputs A and B makes the output rise and the gate delay is defined as  $\text{MAX}(A_{\text{out}} - A_A, A_{\text{OUT}} - A_B)$ .

Fig. 4 and Fig. 5 show the results of the fall and rise delay as a function of the separation between inputs A and B ( $S_{AB} = A_A - A_B$ ), respectively. Fig. 6 shows the result of the output transition time in the case of the rising output transition. The output load is set to FO4 and transition times of inputs are set to 100 ps. In Fig. 4, as the separation  $S_{AB}$  gets closer to 0, the gate delay increases by 16% in maximum. Under SIS assumption,  $D_A$  and  $D_B$  are 54.5 ps and 54.0 ps, respectively. However, as seen in Fig. 4, realistic gate delays are much larger when two inputs switch nearly simultaneously. On the other hand, as shown in Fig. 5, as  $S_{AB}$  gets closer to 0, the gate delay decreases by 34% in maximum. These results indicate that the conventional SSTA that ignores MIS can underestimate or overestimate the gate delay. In addition, Fig. 6 indicates that the output transition time has the same tendency of the gate delay. In general, the effect of MIS on the delay tends to become a significant problem when the transistors that are connected in parallel conduct simultaneously. Thus, this case needs more attention to modeling.

From the discussion above, the effect of MIS on the delay becomes large when the separation  $S_{AB}$  gets close to 0. Therefore, in SSTA, it is necessary not only to consider the accuracy of the statistical maximum operation but also to handle the ef-

fect of MIS.

In real circuits, all the gates are not affected by MIS because there are many single input gates (inverters and buffers). The importance of considering MIS depends on kinds of circuits. It seems that the effect of MIS can be negligible in large circuits. However, according to [7], which evaluated the effect of MIS in ISCAS benchmark circuits [11], MIS can lead to an error in min-delay, which results in hold violation. This is because the min-delay depends on the shortest path of the circuit. Therefore, the effect of MIS should be considered in even large circuits.

### III. GATE DELAY MODEL FOR MULTIPLE INPUT SWITCHING

In this section, we propose a gate delay model for multiple input switching. Section III-A explains how the proposed method handles the effect of MIS on the gate delay. Section III-B shows that the proposed method can be applied to an existing gate delay model in SSTA. Section III-C discusses output transition times of multiple input gates.

#### A. Proposed Gate Delay Modeling

As mentioned in Section II, most conventional SSTA characterize the gate delays from each input to the output under SIS assumption, which overestimates or underestimates the gate delay in the case of simultaneously switching inputs. The proposed gate delay model considers each gate delay as a function of the separation between inputs A and B ( $S_{AB}$ ) as shown




Fig. 5. Example of the gate delay of rising output transition




Fig. 6. Example of the output transition time of rising output transition

in Fig. 7. In other words, the proposed method modifies the each gate delay by the magnitude of MIS effect. The proposed model modifies only each gate delay and does not change other parts such as the distribution of input arrival times and so on. Therefore, the advantage of the proposed method is to be able to use the statistical maximum operation in conventional SSTA such as Clark's method [12].

Overview of the proposed gate delay modeling is described as below. We explain the calculation method of the proposed gate delay  $D_A(S_{AB})$  and  $D_B(S_{AB})$  by an example of a falling output transition in a 2-input NAND gate in Fig. 7.

**Step 1.** Estimate the value of the gate delay as a function of  $S_{AB}$  by transistor level simulation (SPICE), like Fig. 4.

**Step 2.** From the result of Step 1, calculate the delay from A to output and the delay from B to output as described later.

**Step 3.** From the each delay of Step 2, estimate the mean and variance of the each gate delay.

Fig. 8 shows the proposed calculation method of each gate delay. In a conventional method that does not consider MIS, the gate delay  $D_A$  and  $D_B$  are fixed values regardless of  $S_{AB}$ . The proposed method considers  $D_A$  and  $D_B$  as a function of  $S_{AB}$ . Therefore, it is necessary to find how  $D_A$  and  $D_B$  vary with  $S_{AB}$ . However, we cannot estimate  $D_A$  and  $D_B$  individually at any  $S_{AB}$  from the result of Step 1 because we can know the only  $\text{MIN}(A_{OUT} - A_A, A_{OUT} - A_B)$  by the results of




Fig. 7. Proposed gate delay model for MIS




Fig. 8. Proposed calculation method of gate delay

SPICE. For example,  $D_A(S_{AB})$  is equal to  $A_{OUT} - A_A$  when  $S_{AB} > 0$  ( $A_{OUT} - A_A < A_{OUT} - A_B$ ). When  $S_{AB} < 0$ ,  $D_A$  is not equal to  $A_{OUT} - A_A$  because  $A_{OUT} - A_B$  is smaller than  $A_{OUT} - A_A$ . Thus, we estimate  $D_A(S_{AB})$  at any  $S_{AB}$  under the assumption shown in Fig. 8. In Fig. 8,  $L_A$  shows the border value of  $S_{AB}$  where the input B does not affect  $D_A$ . In other words,  $D_A$  is equal to the gate delay  $d_A$  in SIS when  $S_{AB} > L_A$ . First, we assume that  $D_A(S_{AB})$  is equal to the result of Step 1 when  $S_{AB} > 0$ . Then, we assume that  $D_A(S_{AB}) = D_A(-S_{AB})$  when  $S_{AB} < 0$ , that is,  $D_A(S_{AB})$  is symmetric with respect to  $S_{AB} = 0$ . On the other hand, we assume that  $D_B(S_{AB})$  is equal to the result of Step 1 when  $S_{AB} < 0$ , and that  $D_B(S_{AB}) = D_B(-S_{AB})$  when  $S_{AB} > 0$ .

In this paper, we assume that delay variations are normally distributed, and thereby it is necessary to calculate the mean and variance of the gate delays estimated in Step 2. We define  $\mu(D_A)$  and  $\sigma^2(D_A)$  as the mean and the variance of  $D_A(S_{AB})$ , respectively. From the definition of the mean and the variance,  $\mu(D_A)$  and  $\sigma^2(D_A)$  are given by

$$\mu(D_A) = \int_{-\infty}^{\infty} D_A(S_{AB})p(S_{AB})dS_{AB} \quad (1)$$

$$\sigma^2(D_A) = \int_{-\infty}^{\infty} (D_A(S_{AB}) - \mu(D_A))^2 p(S_{AB})dS_{AB} \quad (2)$$

where  $p(S_{AB})$  is the probability density function of  $S_{AB}$ . When  $A_A$  and  $A_B$  are normally distributed,  $A_A \sim N(\mu_A, \sigma_A^2)$ ,  $A_B \sim N(\mu_B, \sigma_B^2)$ , with these correlation coefficient  $\rho_{AB}$ ,  $S_{AB}$  is also normally distributed,  $S_{AB} \sim N(\mu_{AB}, \sigma_{AB}^2) \sim N(\mu_A - \mu_B, \sigma_A^2 + \sigma_B^2 - 2\rho_{AB}\sigma_A\sigma_B)$ . Thus,  $p(S_{AB})$  is given by

$$p(S_{AB}) = \frac{1}{\sqrt{2\pi}\sigma_{AB}} \exp\left[-\frac{(S_{AB} - \mu_{AB})^2}{2\sigma_{AB}^2}\right]. \quad (3)$$

In addition,  $D_A$  correlates with  $S_{AB}$  because  $D_A$  varies with  $S_{AB}$ . In order to consider this correlation, it is necessary to

calculate the covariance  $\text{Cov}(S_{AB}, D_A)$  from the definition of the covariance. The covariance  $\text{Cov}(S_{AB}, D_A)$  is given by

$$\text{Cov}(S_{AB}, D_A) = \int_{-\infty}^{\infty} (S_{AB} - \mu_{AB})(D_A(S_{AB}) - \mu(D_A)) p(S_{AB}) dS_{AB} \quad (4)$$

Similarly,  $\mu(D_B)$  and  $\sigma^2(D_B)$  can be calculated as Eq. (1) and Eq. (2).

### B. Expression for Canonical Gate Delay Model

In SSTA, all the delays and arrival times are commonly represented in canonical delay model. This paper discusses the first-order canonical delay form because we assume that all the delays have normal distributions. The example of the first-order canonical delay form  $d_i$  is given by

$$d_i = \mu_i + \sum_{j=1}^k \alpha_{i,j} r_j \quad (5)$$

where  $\mu_i$  is the mean value of  $d_i$ ,  $r_j$  is a normally distributed random variable,  $r_i \sim N(0, 1)$  and  $\alpha_{i,j}$  is the first order sensitivity of the delay with respect to  $r_j$ . The advantage of this model is to calculate the statistical plus and maximum operation with correlation effectively.

We discuss how to calculate the canonical delay model of the proposed gate delay. The proposed and conventional gate delays from the input A to the output are expressed as  $D_A^{\text{new}} (= \mu_A^{\text{new}} + \sum_{j=1}^k \alpha_{A,j}^{\text{new}} r_j)$ ,  $D_A^{\text{old}} (= \mu_A^{\text{old}} + \sum_{j=1}^k \alpha_{A,j}^{\text{old}} r_j)$ , respectively. The canonical delay form of the conventional gate delay ( $D_A^{\text{old}}$ ) can express how input transition times and transistor parameters affect the delay. However, as shown in Section III-A, we need to add the effect of  $S_{AB} (= \mu_S + \sum_{j=1}^k \alpha_{S,j} r_j)$  on the delay into the canonical model. In order to explain how to calculate  $D_A^{\text{new}}$ , we classify  $D_A^{\text{new}}$  into three terms,  $\mu_A^{\text{new}}$ ,  $\Delta D_S (= \sum_{j=1}^k \beta_j r_j)$ ,  $\Delta D_{\text{other}} (= \sum_{j=1}^k \gamma_j r_j)$ . Here,  $\Delta D_S$  shows the effect of  $S_{AB}$  on the delay, and  $\Delta D_{\text{other}}$  shows the effect of other factors, such as input transition times and transistor parameters, on the delay. These relations are satisfied by  $D_A^{\text{new}} = \mu_A^{\text{new}} + \Delta D_S + \Delta D_{\text{other}}$ .

First, we obtain  $\mu_A^{\text{new}} = \mu(D_A)$  from Eq. (1). Then, we set  $\beta_j = k\alpha_{S,j}$  from the fact that  $D_A$  correlates with  $S_{AB}$ . Substituting  $\alpha_{A,j} = k\alpha_{S,j}$  into Eq. (2), we obtain  $k^2 = \sigma^2(D_A)/\sigma^2(S_{AB})$  where  $\sigma^2(S_{AB}) = \sum_{j=1}^k \alpha_{S,j}^2$ . As far as the sign of  $k$  concerned, we assume  $k > 0$  when  $\text{Cov}(S_{AB}, D_A) > 0$  and  $k < 0$  when  $\text{Cov}(S_{AB}, D_A) < 0$ . Put it all together,  $\beta_j$  is given by

$$\beta_j = \begin{cases} \frac{\sigma(D_A)}{\sigma(S_{AB})} \alpha_{S,j} & (\text{Cov}(S_{AB}, D_A) > 0) \\ -\frac{\sigma(D_A)}{\sigma(S_{AB})} \alpha_{S,j} & (\text{Cov}(S_{AB}, D_A) < 0) \end{cases} \quad (6)$$

Finally, we calculate  $\gamma_j$  by modifying already known coefficients ( $\alpha_{A,j}^{\text{old}}$ ). We could obtain much more correct  $\gamma_j$  by simulating the sensitivity of the delay with respect to  $r_j$  in any  $S_{AB}$ . However, these simulations are very expensive. We set  $\gamma_j = (\mu_A^{\text{new}}/\mu_A^{\text{old}})\alpha_{A,j}^{\text{old}}$  from the assumption that the proportion of the delay variation to  $r_j$  is constant even if the mean of the delay changes from  $\mu_A^{\text{old}}$  to  $\mu_A^{\text{new}}$ . The canonical form of  $D_B^{\text{new}}$  can be calculated in a similar way.

### C. Output Transition Time Considering Multiple Input Switching

In SSTA, the transition times should be also expressed by the statistical values. However, there are few studies on the treatment of the distributions of the output transition time. In [1], the output transition time is computed as a weighted sum of the output transition through each input, where the weight equals the probability that the path through the input is the longest in others. For example, in a two-input NAND gate as shown in Fig.7, the output transition time  $T_{\text{OUT}}$  is given by

$$T_{\text{OUT}} = \text{Prob}[(A_A + D_A) > (A_B + D_B)]T_{\text{OUT},A} + \text{Prob}[(A_A + D_A) < (A_B + D_B)]T_{\text{OUT},B} \quad (7)$$

where  $\text{Prob}[(A_A + D_A) > (A_B + D_B)]$  corresponds to the probability that  $A_A + D_A$  is larger than  $A_B + D_B$ , and  $T_{\text{OUT},A}$  and  $T_{\text{OUT},B}$  correspond to the output transition time through input A and B, respectively. Although this idea is reasonable, it is not clear whether it is correct from the viewpoint of electrical properties. As mentioned in Section II, MIS affects transition times as well as gate delays. Therefore, we improve (7) to consider the effect of MIS. We use the proposed gate delays ( $D_A^{\text{new}}, D_B^{\text{new}}$ ) instead of the conventional gate delays ( $D_A^{\text{old}}, D_B^{\text{old}}$ ) in (7). In addition, we estimate  $T_{\text{OUT},A}^{\text{new}}$  and  $T_{\text{OUT},B}^{\text{new}}$  in a similar way of Section III-B. In next section, we compare the proposed method to the Monte Carlo analysis of transistor level simulations.

## IV. SSTA CONSIDERING MULTIPLE INPUT SWITCHING

In this section, we show that the proposed method can handle the effect of MIS on the delay by comparing the proposed method to the Monte Carlo analysis of transistor level simulations (SPICE). First, we show the result with varying  $S_{AB}$  only. Then, we show the result with varying  $S_{AB}$ , gate length and input transition time.

### A. Experimental Conditions

We use the SPICE based Monte Carlo simulations [10] as our golden model. We use a 2-input NAND shown in Fig. 1 and a set of 90nm process parameters. The input transition times are set to 50ps, 100ps, 200ps and 400ps, and the load capacitance is set to FO1, FO4 and FO16. We vary  $S_{AB}$  in ranges which corresponds to  $-L_B < S_{AB} < L_A$  in Fig. 8. For example,  $S_{AB}$  is set to  $N(0\text{ps}, 10\text{ps})$ ,  $N(10\text{ps}, 10\text{ps})$ ,  $N(20\text{ps}, 10\text{ps})$  and so on. We evaluate the error in the mean ( $\mu$ ), the standard deviation ( $\sigma$ ) and  $\mu + 3\sigma$  of the gate delay distribution.

As mentioned in Section II, the calculation of the output arrival time  $A_{\text{OUT}}$  is different by falling output transition and rising output transition. In the falling output transition, the output arrival time  $A_{\text{OUT}}$  is given by  $A_{\text{OUT}} = \text{MAX}(A_A + D_A, A_B + D_B)$ . In the rising output transition, the output arrival time  $A_{\text{OUT}}$  is given by  $A_{\text{OUT}} = \text{MIN}(A_A + D_A, A_B + D_B)$ . We use the Clark's method [12], which is commonly used to calculate a maximum/minimum of two normal distributions in SSTA.




Fig. 9. Error in  $\mu$  and  $\mu + 3\sigma$  between the conventional method (w/o MIS) and SPICE based Monte Carlo simulations




Fig. 10. Error in  $\mu$  and  $\mu + 3\sigma$  between the proposed method and SPICE based Monte Carlo simulations

## B. Experimental Results

Fig. 9 shows the error in  $\mu$  and  $\mu + 3\sigma$  between the conventional method that does not consider MIS and SPICE based Monte Carlo simulations. Fig. 10 shows the error in  $\mu$  and  $\mu + 3\sigma$  between the proposed method and SPICE based Monte Carlo simulations. In figures,  $\times$  and  $\circ$  correspond to a result of a falling arrival time and rising arrival time, respectively.

From Fig. 9, we can see that the conventional method causes large error. The errors in  $\mu$  are scattered between -30% and 60%. The case of the large errors in  $\mu$  corresponds to the case where the distribution of  $S_{AB}$  varies around 0. The maximum error in  $\mu + 3\sigma$  is also more than 50%. On the other hand, Fig. 10 shows that the result of the proposed method is close to Monte Carlo simulations. In the case of the proposed method, the maximum error in  $\mu$  is 10% and that in  $\mu + 3\sigma$  is 15%. These results indicate that the proposed method can consider MIS effect on gate delay.

Even if the proposed method is used, the error in  $\mu + 3\sigma$  is more than 15% in some cases. These cases correspond to cases where  $S_{AB}$  varies around 0. The main causes of the error are the approximation error of the normal distribution and the estimation error of Clark's method. When the gate delay is a linear function of  $S_{AB}$ , the assumption of the normal distribution is valid. However, the gate delay is not linear to  $S_{AB}$  when  $S_{AB}$  varies around 0, as shown Fig.8. Therefore, the distribution of the gate delay is not normally distributed when the mean of  $S_{AB}$  is close to 0. The other reason is that the accuracy of the Clark's method becomes worse as the mean of  $S_{AB}$  gets closer to 0. This is because the maximum of two normal distributions is a skewed distribution when the means of these distributions are very close.

Table I shows the numerical example of the error between the proposed method and the conventional method when each input transition time are set to 100 ps and the output capacitance is set to FO4 and 3-sigma variation of  $S_{AB}$  is set to 28ps. The first column shows the mean of  $S_{AB}$ . From Table I, we can see that the error becomes larger as the distribution of  $S_{AB}$  gets closer to 0. Thus, the conventional method that does not consider MIS leads to significant inaccuracy when multiple inputs of a gate switch simultaneously. The proposed method improves the error by considering the effect of MIS.

TABLE I

EXAMPLE OF THE ERROR BETWEEN THE PROPOSED METHOD AND THE CONVENTIONAL METHOD (FO4)

Mean of $S_{AB}$ [ps]	Proposed SSTA			SSTA (w/o MIS)		
	% error in $\mu$	% error in $\sigma$	% error in $\mu + 3\sigma$	% error in $\mu$	% error in $\sigma$	% error in $\mu + 3\sigma$
0	0.45	27.66	11.41	43.74	17.55	37.88
10	-0.71	5.91	1.57	34.11	22.95	33.34
20	-1.01	-0.71	-1.00	21.10	32.72	26.67
30	-0.76	-1.77	-1.14	10.84	28.18	17.17
40	-0.47	-1.71	-0.90	4.38	18.60	9.25
50	-0.23	-1.85	-0.78	0.93	9.13	3.71
60	-0.08	-1.57	-0.59	-0.48	2.89	0.63

## C. Proposed Method under Variability in Input Transition Time and Gate Length

In real circuits, it is necessary to consider the variations of not only  $S_{AB}$  but also input transition time and transistor parameters (e.g. gate length). As mentioned in Section III, canonical delay model can handle the effect of these variations on gate delay by adding these corresponding terms. We compare SPICE based Monte Carlo simulations to the proposed method when  $S_{AB}$ , input transition time and gate length vary. Furthermore, we evaluate the distribution of the output transition time. In experiments, 3-sigma variations of the input transition time and gate length are set to 20%. In the case of Table I, when the gate length increases by 20%, the delay increases by about 30%, and when the input transition time increases by 20%, the delay increases by about 10%. Thus, these variations strongly affect the delay variations.

Figs. 11 and 12 show the results in the case of rising output transition. Fig. 11 shows the result of the conventional method and SPICE based Monte Carlo simulations. Fig. 12 shows the error in  $\mu$  and  $\mu + 3\sigma$  between the proposed method and SPICE based Monte Carlo simulations. In figures,  $\circ$  and  $\triangle$  correspond to a result of gate delay and output transition time, respectively. From the difference between Fig. 11 and Fig. 12, we can see that the proposed can improve the error due to ignoring MIS. The proposed method can estimate the distribution of the delay and output transition time under MIS conditions.




Fig. 11. Error in  $\mu$  and  $\mu + 3\sigma$  between the conventional method (w/o MIS) and SPICE based Monte Carlo simulations under the variability in  $S_{AB}$ , input transition and gate length




Fig. 12. Error in mean and worst between the proposed method and SPICE based Monte Carlo simulations under the variability of  $S_{AB}$ , input transition and gate length

## V. CONCLUSIONS

In this paper, we discuss a statistical gate delay model for MIS. Most SSTA approaches assume a single input switching model and ignore the effect of MIS on gate delay. MIS occurs when multiple inputs of a gate switch nearly simultaneously. Thus, ignoring MIS causes the error in statistical maximum operation in SSTA. We propose a calculation method of gate delay and output transition time considering MIS. We compare the proposed method to Monte Carlo analysis of a transistor level simulation and show that the proposed method improves the error due to ignoring MIS. The proposed method can handle the variations of the input transition, the gate length and so on because the proposed method can be applied to the first-order canonical delay model.

The proposed method demands the gate delay as a function of  $S_{AB}$ . Therefore, the proposed method requires a large number of SPICE simulations for the cell library characterization process. Although this characterization is a one-time effort, our future works includes the reduction of cell characterization cost.

## REFERENCES

- [1] Hongliang Chang and Sachin S. Sapatnekar. Statistical timing analysis under spatial correlations. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 24(9):1467–1482, 2005.
- [2] Chandramouli Visweswariah, K. Ravindran, K. Kalafala, Steven G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 331–336, 2004.
- [3] Hongliang Chang, Vladimir Zolotov, Sambasivan Narayan, and Chandu Visweswariah. Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 71–76, 2005.
- [4] Yaping Zhan, Andrzej J. Strojwas, Xin Li, Lawrence T. Pileggi, David Newmark, and Mahesh Sharma. Correlation-aware statistical timing analysis with non-gaussian delay distributions. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 77–82, 2005.
- [5] Kaviraj Chopra, Bo Zhai, David Blaauw, and Dennis Sylvester. A new statistical max operation for propagating skewness in statistical timing analysis. In *Proceedings of International Conference on Computer-Aided Design*, pages 237–243, 2006.
- [6] V. Chandramouli and Karem A. Sakallah. Modeling the effects of temporal proximity of input transitions on gate propagation delay and transition time. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 617–622, 1996.
- [7] Liang-Chi Chen, Sandeep K. Gupta, and Melvin A. Breuer. A new gate delay model for simultaneous switching and its applications. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 289–294, 2001.
- [8] Aseem Agarwal, Florentin Dartu, and David Blaauw. Statistical gate delay model considering multiple input switching. In *Proceedings of the ACM/IEEE Design Automation Conference*, pages 658–663, 2004.
- [9] Y. Satish Kumar, Jun Li, Claudio Talarico, and Janet Wang. A probabilistic collocation method based statistical gate delay model considering process variations and multiple input switching. In *Proceedings of the Conference on Design, Automation and Test in Europe*, pages 770–775, 2005.
- [10] Synopsys Inc. *HSPICE Manual*, 2005.
- [11] F. Brglez and H. Fujiwara. A neutral netlist of 10 combinatorial benchmark circuits. In *Proceedings of the International Symposium on Circuits and Systems*, pages 695–698, 1985.
- [12] Charles E. Clark. The greatest of a finite set of random variables. *Operations Research*, 9(2):145–162, 1961.