

A 10Gbps/channel On-Chip Signaling Circuit with an Impedance-Unmatched CML Driver in 90nm CMOS Technology

Takeshi Kuboki, Akira Tsuchiya, Hidetoshi Onodera

Department of Communications and Computer Engineering, Kyoto University, Kyoto, Japan.

{kuboki, tsuchiya, onodera}@vlsi.kuee.kyoto-u.ac.jp

Abstract— An on-chip signaling system consists of a CML driver, a differential transmission-line and a CML receiver is fabricated. We developed an impedance-unmatched driver for power reduction. The impedance-unmatched driver reduces the tail current of the CML buffer by tuning the load resistance. The designed circuit achieves 3mm, 10Gbps/channel on-chip signal transmission and the impedance-unmatched driver saves the energy per bit by 21% compared with a conventional impedance-matched driver.

I. INTRODUCTION

The on-chip interconnects are becoming a serious limitation of whole chip performance. To improve on-chip signaling, several methods have been discussed [1–4]. In on-chip signaling, the driver of on-chip long distance interconnects is the bottleneck of the bandwidth. Thus using CML buffers is a solution to improve on-chip signaling. CML (Current Mode Logic) buffer can operate in higher frequency and have tolerance to the common-mode noise compared with conventional CMOS inverters [5]. On the other hand, the power dissipation is larger because CML buffer require the static current flow.

We designed a 10Gbps signaling system using an impedance-unmatched CML driver. An impedance-unmatched driver can reduce the tail current by tuning the output resistance of the CML driver. We fabricated and measured the signaling system in a 90nm CMOS technology to demonstrate the proposed idea. The measurement results show that the designed circuit can transmit 10Gbps signal through 3mm on-chip differential transmission-line and the proposed design saves the energy per bit by 21% compared with the conventional impedance-matched driver.

II. SIGNALING SYSTEM USING AN IMPEDANCE-UNMATCHED DRIVER

We designed a 10Gbps signaling system on a 90nm technology. Figure 1 shows the structure of the targeted signaling system. The signaling system consists of a tapered CML driver, a differential transmission-line, a terminator and a CML receiver. As shown in Fig. 1, R_D is the output resistor and I_{tail} is a current source of CML. We assume the structure of the transmission-line as shown Figure 2. The differential characteristic impedance of the transmission-line is 75Ω and the attenuation of 3mm transmission-line is 3dB. The terminator at the receiver input is tuned to the characteristic impedance of the transmission-line in order to eliminate the effect of the reflected wave. Therefore impedance mismatch at the driver output is not a serious problem.

The basic design flow is discussed in Ref. [5]. The tail current I_{tail} is determined from the output voltage swing and the output resistance R_D of the driver. From the tail current I_{tail} , the size of the NMOS transistor is tuned from the square law of NMOS drain current. Thus, in conventional design, the all parameters of CML driver are determined from the output resistance which equals to the characteristic impedance of the




Fig. 1. Structure of the targeted signaling system.




Fig. 2. Cross section of the differential transmission-line.

transmission-line. However in proposed design, we can tune the tail current I_{tail} and the gate width W by changing the output resistance R_D .

In order to evaluate the effect of impedance mismatching, we estimated the characteristics of CML drivers from pole frequency analysis. The pole frequency is determined from the resistance and the capacitance connected to the drain of the switching transistor. The pole frequency ω_p is expressed as

$$\omega_p = \frac{1}{R_D(C_{Tr} + C_{parasitic})}, \quad (1)$$

where C_{Tr} is the capacitance proportional to transistor size W and $C_{parasitic}$ is the parasitic capacitances such as wire-to-wire capacitance. The transistor size is proportional to the tail current I_{tail} and inverse proportion to the output resistance R_D . If $C_{parasitic}$ equals to 0, the pole frequency ω_p is constant against changing the output resistance R_D . However in real, the pole frequency degrades because of the parasitic capacitances $C_{parasitic}$. Figure 3 shows the trade-off curve between the bandwidth and the power dissipation in circuit simulation. The solid line shows the pole frequency analysis of the driver. In the region where the output resistance is small, pole frequency degradation is small because the capacitance C_{Tr} is dominant and the total capacitance is almost proportional to the inverse of the output resistance R_D . Therefore in this condition, the impedance-unmatched driver can reduce the power dissipation with little degrading the pole frequency.

From Fig. 3, we determined the output resistance of the driver 75Ω due to meet the required specification to transmit the input signal at 10Gbps. Circuit simulations show that the input voltage swing that the CML receiver can sense the signal is 200mV. We set the output voltage swing of the driver to 340mV considering the attenuation and the noise margin. The driver circuit is a tapered buffer that the number of stages is 5 and the taper ratio is 1.73. Figure 4 shows the schematic of the designed circuit. The fabricated circuit includes an output buffer for measurement. The output buffer is tuned as the output impedance becomes 50Ω . In this work, the eye diagram is




Fig. 3. Trade-off curve between the bandwidth and the power dissipation.




Fig. 4. Schematic of the designed circuit.

evaluated at the output of the output buffer. Figure 5 shows a micrograph of a fabricated chip.

III. MEASUREMENT RESULTS

This section describes measurement results of the signaling system. We evaluated the eye-diagram at the output of the signaling system. The input pulse sequence is a 400mV peak-to-peak NRZ PRBS generated by a pulse pattern generator. The pattern length is $2^{23} - 1$. Table I shows the specification of the signaling system. Figure 6 shows the measurement result of eye-diagram at 10Gb/s PRBS input and Fig. 7 shows the eye-diagram in circuit simulation. As shown Fig. 6, the eye-opening voltage was 86.2mV and was 7.2% larger as compared with simulation results. At 10Gb/s transmission, the power dissipation and the energy per bit of the driver were 27.3mW and 2.18pJ/bit. If we use the conventional impedance-matched driver the power dissipation and the energy per bit of the driver are 40.3mW and 2.88pJ/bit. Therefore the proposed design saves the power dissipation by 32% and the energy per bit by 21%.

IV. CONCLUSION

This paper presented a design of on-chip signaling system. We show the measurement results of the signaling system of the low-power designed CML driver using impedance-unmatched driver. The signaling system using the proposed driver was fabricated on a 90nm technology. We verified the proposed driver can reduce the power dissipation by 32% and transmit PRBS input by measurement.

ACKNOWLEDGEMENTS

The VLSI chip in this study has been fabricated in the chip fabrication program of VLSI Design and Education Center(VDEC), the University of Tokyo.



Fig. 5. Chip micrograph of the signaling system.

TABLE I
SPECIFICATION OF THE PROPOSED DESIGN AND A CONVENTIONAL DESIGN.

	Proposal	Conventional †
Technology	90nm CMOS	
Supply Voltage	1.0V	
Transmission line	3mm	
Bandwidth	10Gb/s/Channel	—
Max Bandwidth	12.5Gb/s/Channel	14.0Gb/s/Channel
Power(Driver)	27.3mW	40.3mW
Power(Receiver)	4.20mW	4.32mW
Energy/bit(Driver) ‡‡	2.18pJ/bit	2.88pJ/bit
Energy/bit(Receiver) ‡‡	0.336pJ/bit	0.309pJ/bit
Area(Driver) ‡‡‡	158μm × 99.5μm	—
Area(Receiver) ‡‡‡	42.8μm × 28.1μm	—

† The specification of a conventional design is evaluated by circuit simulation.

‡‡ Energy/bit is calculated from power dissipation and max bandwidth.

‡‡‡ Area excludes the contact pads, decoupling capacitor and the output buffer.




Fig. 6. The eye-diagram at 10GHz PRBS input.

This work is supported in part by the 21st Century COE Program. The authors thank Prof. Masu and Dr. Okada in Tokyo Institute of Technology for their support in the measurement equipments.

REFERENCES

- [1] I. B. Dhaou, M. Ismail, and H. Tenhunen, "Current mode, low-power, on-chip signaling in deep sub-micron cmos technology," *IEEE trans. CAS I: Fundamental Theory and Applications*, Vol. 50, no.3 , pp. 397–406, Mar 2003.
- [2] P. Wanf, G. Pei, and E. C. C. Kan, "Pulsed wave interconnect," *IEEE Trans. VLSI Systems*, Vol. 12, no. 5, pp. 453–463, May 2004.
- [3] H. Ito, J. Inoue, S. Gomi, H. Sugita, K. Okada, and K. Masu, "On-chip transmission line for long global signaling," *Technical Digest of IEEE International Electron Device Meeting*, pp. 677–680, Dec 2004.
- [4] M. Hashimoto, A. Tsuchiya, and H. Onodera, "Performance prediction of on-chip high-throughput global signaling," *Proc. EPEP*, pp. 79–82, Oct 2005.
- [5] Payam Heydari, Ravindran Mohanavelu, "Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches," *IEEE Trans. VLSI Systems*, pp. 1081–1093, Oct 2004.




Fig. 7. The eye-diagram at 10Gb/s by circuit simulation.