

ASP-DAC 2006 Technical Program Committee

Chair

Hidetoshi Onodera
Kyoto University
onodera@i.kyoto-u.ac.jp

Vice Chair

Yusuke Matsunaga
Kyushu University
matsunaga@c.csce.kyushu-u.ac.jp

Secretary

Masanori Hashimoto
Osaka University
hasimoto@ist.osaka-u.ac.jp

Subcommittees (* indicates the subcommittee chair.)

[1] System Level Design Methodology

*Youn-Long Lin National Tsing Hua University	Ahmed Jerraya TIMA	Yoshinori Takeuchi Osaka University
Soonhoi Ha Seoul National University	Tsuneo Nakata Fujitsu Lab.	

[2] Embedded and Real-Time Systems

*Hiroyuki Tomiyama Nagoya University	Tei-Wei Kuo National Taiwan University	Sungjoo Yoo Samsung
Pai Chou University of California, Irvine	Sri Parameswaran University of New South Wales	

[3] Behavioral/Logic Synthesis and Optimization

*Kiyoungh Choi Seoul National University	Shinji Kimura Waseda University	Shigeru Yamashita AIST Nara
Shih-Chieh Chang National Tsing Hua University	Diana Marculescu Carnegie Mellon University	

[4] Validation and Verification for Behavioral/Logic Design

*Kiyoharu Hamaguchi Osaka University	Shin'ichi Minato Hokkaido University	Farn Wang National Taiwan University
Jin-Young Choi Korea University	Karem Sakallah University of Michigan	

[5] Physical Design (Routing)

***Martin D. F. Wong**
University of Illinois, Urbana
Champaign
Tong Jing
Tsinghua University

Youichi Shiraishi
Gunma University
Atsushi Takahashi
Tokyo Institute of Technology

Ting-Chi Wang
National Tsing Hua University

[6] Physical Design (Placement)

***Shin'ichi Wakabayashi**
Hiroshima City University
Yao-Wen Chang
National Taiwan University

Jason Cong
University of California, Los
Angeles
Shigetoshi Nakatake
University of Kitakyushu

Evangeline F. Y. Young
Chinese University of Hong
Kong

[7] Timing, Power, Signal/Power Integrity Analysis and Optimization

***Sachin Sapatnekar**
University of Minnesota
Shabbir Batterywala
Synopsys (India)
Jin-Jia Liou
National Taiwan University

Takashi Sato
Renesas
Weiping Shi
Texas A&M University
Youngsoo Shin
KAIST

Sheldon Tan
University of California,
Riverside
Ryuichi Yamaguchi
Matsushita

[8] Interconnect, Device and Circuit Modeling and Simulation

***Hideki Asai**
Shizuoka University
Arun Chandrasekhar
Intel (India)
Charlie Chung-Ping Chen
National Taiwan University

Eli Chiprout
Intel
Yungseon Eo
Hanyang University

Hiroo Masuda
STARC
Jae-Kyung Wee
Soongsil University

[9] Test and Design for Testability

***Seiji Kajihara**
Kyushu Institute of Technol-
ogy
Masaki Hashizume
Tokushima University

Sungho Kang
Yonsei University
XiaoWei Li
China Academy of Sciences

Prab Varma
Veritable

[10] Analog, RF and Mixed Signal Design and CAD

***Makoto Nagata**
Kobe University
Seijiro Moriyama
PDF Solutions

Hong-June Park
POSTECH
Jaijeet Roychowdhury
University of Minnesota

Chau-Chin Su
National Chao-Tung Univer-
sity

[11] Leading Edge Design Methodology for SOCs and SIPs

***Hideharu Amano**

Keio University

Ing-Jer Huang

National Sun-Yat-Sen University

Satoshi Matsushita

NEC

Borivoje Nikolic

University of California,
Berkeley

In-Cheol Park

KAIST

Yulu Yang

Nankai University