Date: February 22-24, 2009
Location: Monterey, CA, USA
Website:http://www.ece.wisc.edu/~kati/fpga2009/index.html
D. Sheldon, F. Vahid, “Making Good Points: Application-specific Pareto-point Generation for Design Space Exploration using Statistical Methods,” FPGA 2009:123-132