949-824-9127

Development of a Fast Error Aware Model for Arithmetic and Logic Circuits

Samy Zoynoun, “Development of a Fast Error Aware Model for Arithmetic and Logic Circuits,” TR 12-08. August 3, 2012. Posted August August 6, 2012. download pdf