Formal Analysis of Electronic System Level Models using Satisfiability Modulo Theories and Automata Checking
Name: Che-Wei Chang Date/Time: Wednesday, January 28,2015, 9:00am Location: EH 3404 Committee Chair: Rainer Doemer Committee Member: Daniel Gajski Committee Member: Pai Chou Abstract: For a system-level design which may […]