949-824-9127

Area/speed tradeoffs in a retargetable FPGA-optimized processor core

Speaker:  Marco Zec, University of Zagreb Title:  "Area/speed tradeoffs in a retargetable FPGA-optimized processor core" Date:  Friday, July 15, 2016 Time:  11:00 AM Location:  CECS Conference Room (Engineering Hall 3206) Host:  Prof. Daniel Gajski Abstract: Can portable yet efficient, FPGA-optimized processor cores be constructed using generic HDL, without depending on any vendor-specific primitives?  In this talk […]

Circuits and Systems Seminar Series

Title: "Adaptive Design: Tackling Variability Challenges in VLSI Circuits" Speaker: Prof Mingoo Seok, Columbia University, New York, NY Date and Time: Friday, April 22, 2016 at 3:00 P.M. - 4:00 […]

Addressing Supply Chain Security with Split Manufacturing

Speaker: Dr. Ted Huffmire, Naval Postgraduate School, Monterey, CATitle: Addressing Supply Chain Security with Split Manufacturing Date: July 27, 2012 Time:11:00am Location: Donald Bren Hall 3011 CECS Host: Prof. Nikil Dutt Abstract: Security is an […]

A Client-centric Approach to Interoperable Clouds

Speaker: Mukesh Singhal, Department of Computer Science, University of California, Merced Title: A Client-centric Approach to Interoperable Clouds Date: Friday, December 6, 2013 Time: 11:00am – 12:00pm Location: Donald Bren […]

Resilience is a Critical Issue for Large-scale Platform

Speaker:  Prof. Yves Robert, Ecole Normale Supérieure de Lyon, France Title:  Resilience is a Critical Issue for Large-scale Platform Date:  Monday, May 18, 2015 Time:  11:00 a.m. – 12:00 p.m. […]

Hardware Security in the Zynq All-Programmable Soc

Title: “Hardware Security in the Zynq All-Programmable Soc” Speaker: Dr. Steve Trimberger, Xilinx Date:  Friday, October 2, 2015 Time:  2:00 p.m. Location:  Donald Bren Hall 4011 Host: Prof. Fadi J. […]

Adaptive Design: Tackling Variability Challenges in VLSI Circuits

Title: “Adaptive Design: Tackling Variability Challenges in VLSI Circuits” Speaker: Professor Mingoo Seok, Columbia University, New York Date:  Friday, April 22, 2016 Time:  3:00PM Location:  Harut Barsamian Colloquia Room (Engineering […]

High Level Synthesis – Some Challenging Problems

Title: "High Level Synthesis - Some Challenging Problems" Speaker: George A. Constantinides, Imperial College London, UK Date and Time: Wednesday, November 16, 2016 at 11:00 A.M. Location: Engineering Hall 2430 Host: Professor Nikil Dutt Abstract: High Level Synthesis - synthesis of circuits from behavioral descriptions - is a long-standing problem, but one that appears to now have come to […]