Area/speed tradeoffs in a retargetable FPGA-optimized processor core
Speaker: Marco Zec, University of Zagreb Title: "Area/speed tradeoffs in a retargetable FPGA-optimized processor core" Date: Friday, July 15, 2016 Time: 11:00 AM Location: CECS Conference Room (Engineering Hall 3206) […]