Evaluation of VLSI Architectures
by Dr. Walter Stechele, Director of Research, Institute for Integrated Circuits,Munich University of Technology, Munich, Germany August 31, 2001
949-824-9127
Loading view.
Seminars at CECS
Heterogeneous Actor-oriented Modeling in Ptolemy II
by Steven Neuendorffer, University of California, BerkeleyFebruary 21, 2002
Compiling with Code-Size Constraints
by Jens Palsberg, Purdue UniversityMarch 15, 2002
Power Estimation and Optimization on Architectural Level
by Achim Rettberg, C-Lab, Paderborn, GermanyMarch 25, 2002
Polychrony for System Design
by Dr. Jean-Pierre Talpin, INRIA project ESPRESSO, FranceJuly 24, 2002
Embedded Systems Research at IIT Delhi
by M. Balahrishnan, IIT Delhi, IndiaAugust 2, 2002
Design of a Hardware/Software RTOS for SoC
by Vincent John Mooney III, Gerogia Institute of TechnologyAugust 2, 2002
Low-Power Liquid Crystal Display Systems
by Naehyuck Chang, Seoul National UniversityAugust 6, 2002
Worst-Case Performance Analysis of Parallel Communicating Processors
by Wolfgang Rosensteil, University of Tuebingen, GermanyAugust 23, 2002
Reconfigurable Systems
by Majid Sarrafzadeh, UCLA, Computer Science DepartmentSeptember 19, 2002
Statistical Tools and Methodologies for Delay Test and Timing Validation
by Li-C. Wang, UCSB, ECE DepartmentMay 9, 2003
Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems
by Professor Kang Shin, University of Michigan,McDonnell Douglas Auditorium, University of California, Irvine, CA Distinguished Lecture, May 13, 2003 Abstract :: Lecture Slides :: Pictures