

## VLSI Design Steering Committee

### **Vishwani D. Agrawal (Chair)**

Agere Systems, USA  
va@agere.com

### **Anand Bariya**

abariya@yahoo.com

### **Bhargab B. Bhattacharya**

Indian Statistical Institute, Calcutta, India  
bhargab@isical.ac.in

### **Debashis Bhattacharya**

Zenasis Technologies Inc., USA  
bhattach@zenasis.com

### **Srimat T. Chakradhar**

NEC, USA  
chak@ccrl.nj.nec.com

### **Asoke K. Laha**

Interra, India  
asoke@interra.com

### **Yashwant K. Malaiya**

Colorado State University, USA  
malaiya@cs.colostate.edu

### **Biswadip (Bobby) Mitra**

Texas Instruments, India  
bmitra@ti.com

### **P. Pal Chaudhuri**

Bengal Engineering College, India  
ppc@becs.ernet.in

### **Lalit. M. Patnaik**

Indian Institute of Science, India  
lalit@micro.iisc.ernet.in

### **Uday P. Phadke**

Ministry of Information Technology, India  
phadke@mit.gov.in

### **A. Prabhakar**

Datanet Corporation, India  
datanetc@viasbg01.vsnl.net.in

### **N. Ranganathan**

University of South Florida, USA  
ranganat@csee.usf.edu

### **G. H. Sarma**

United Telecoms Ltd., India  
sarma@utlindia.com

### **Naveed Sherwani**

Intel, USA  
naveed.sherwani@intel.com

### **N. Venkateswaran**

warf@vsnl.net