

circuit current. This discharges one output through the N-logic tree according to the input logic. The amount of voltage drop across the output is determined by the amount of short-circuit current dissipation, which in turn, depends on the W/L ratio of the pull-down inverter as well as the clock slew rate [4].




Figure 2. Short-Circuit Current Logic (SC²L) Gate

One important point to note is that the maximum voltage at node B is $V_{DD} - V_{TN,body}$. This means that the body terminals of MP2 and MP3 need to be biased to a boosted supply voltage to effectively turn them off and the clock swing can be reduced to $V_{DD} - V_{TN,body}$. MP4 and MP5 now must have their body terminals biased to V_{well} since they are driven by a reduced swing clock signal. Reduced clock swing helps in reducing energy consumption and effects of clock feedthrough effect[4], which are serious in reduced swing dynamic logic.

3.2 Modified SC²L Gate

The basic SC²L gate suffers from variation of voltage swing in the presence of variable output loads. One solution entails placing a diode from VDD to the output nodes in order to limit the voltage swing. Although turn on time of the diode is slow, it can be used to hold the output voltages to fixed values at periods of low activity. Fixing the voltage swing also permits the use of charge sharing as in CRDL [3]. This results in a new gate, Quasi-static SC²L (QSC²L), shown in Fig. 3.




Figure 3. Quasi-static SC²L (QSC²L) Gate

3.3 SC²L Gate Pipelining

One important issue in high-speed dynamic logic design is that of clocking. Distributing the clock signal to every single gate significantly increases the system's clock power. Fig. 4 demonstrates an efficient way to pipeline SC²L gates. In SC²L, the clock is applied only to the first pipeline stage. Subsequent stages receive a completion signal. The completion signal is generated for free. Since node B represents the inversion of the clock signal and it does not fully switch until the output has completely settled, it may be used as a completion signal for the next stage. The disadvantage of this scheme is that it places a larger load on node B, which may slow down circuit operation.




Figure 4. SC²L Asynchronous Pipelining Strategy

4. SC²L SIMULATION RESULTS

In this section, SC²L is evaluated in terms of its delay, power, robustness and is compared to other logic families. All gates were implemented in a 0.35 μ m CMOS technology.




Figure 5. Output voltage swing sensitivity to load mismatch




Figure 6. Output voltage swing vs. input voltage swing

Since logic swing is limited by restricting the evaluation time, the output voltage swings may vary according to loading conditions. A SC²L inverter/buffer was used for this characterization with nominal operation conditions of V_{DD}=3.3V, f_{CLK}=500MHz, V_{swing}=0.8V. The output voltage swing sensitivity to fan-out mismatch is shown in Fig. 5. Another important characterization, the output voltage swing and gate's delay sensitivity to input voltage swing, is shown in Fig. 6. As the figure shows, an input voltage swing between 0.4V to 1V causes very little change in the gate's performance. This shows that the gate has good regenerative properties as long as noise injected into the output lines is less than 400mV (0.8V-0.4V).

A full-adder (FA) is used as a benchmark circuit to compare SC²L to other logic styles. Using a fanout of 3 and V_{DD}=3.3V, the results shown in Table 1 have been obtained. As the table reveals, QSC²L has 37% less energy than SC²L, due to charge recycling. SC²L and QSC²L are compared to other logic families (normalized to 100MHz) in Fig. 7. This figure shows that both SC²L and QSC²L exhibit an order of magnitude less power-delay product than other logic families.

Table 1. Results of FA implementation in SC²L and QSC²L

	SC ² L (FA)	QSC ² L (FA)
Logic Swing	0.7V	0.7V
Frequency	900MHz	900MHz
Power	0.106mW	0.062mW
Energy (uW/MHz)	0.118pJ	0.069pJ
Power-Delay Product	29.15fJ	18.14fJ




Figure 7. Comparison of SC²L with other logic families

5. SC²L EXPERIMENTAL RESULTS

An 8-bit asynchronous pipelined SC²L-based CRA has been implemented with a target clock rate of 700MHz. Both CRA's were optimized for 0.7V logic swing. In order to ease testing, an on-chip oscillator (CKGEN) and output frequency dividers (DIV2) have been used. Current-mode logic (CML) has been used in the DIV2 circuits to support low-swing inputs. The output's signal (SUM) frequency is divided by 4 to ease testing.

In order to test the functionality of the pipelined CRA, an input vector of A[7:0]=1, B[7:0]=0, and C_{in} alternates between 1 and 0 at one-half the clock frequency, which means that the internal clock rate is running at 8x the output signals' rate. The measured waveform output of the adder is shown in Fig. 8. Since the waveforms display a 90.9MHz operating frequency, the internal

clock rate is 727MHz. The measured delay between Sum[7] and Sum[3] is 800ps, which translates to an internal delay of 67ps per FA. The results of the simulated and the measured SC²L FA implementations are compared in Table 2.




Figure 8. Waveform output of test results from 8bit CRA (Sum[3] and Sum[7] output bits)

Table 2. Simulated & measured results of FA SC²L

SC ² L characteristics	Simulated	Measured
Logic Swing	0.7V	0.85V
Frequency	700MHz	727MHz
Delay	80ps	67ps
Power	0.275mW	0.293mW
Energy (uW/MHz)	0.304pJ	0.403pJ
Power-Delay Product	22fJ	19.6fJ

6. CONCLUSIONS

It has been demonstrated that SC²L has great potential for high-speed low-power applications. When using charge recycling with SC²L (QSC²L), 37% energy savings are realized as well as more robust circuit operation, on the expense of extra delay. FA implementations of SC²L and QSC²L have been shown to exhibit an order of magnitude less power-delay product than other logic families. Furthermore, asynchronous pipelining can be used to connect SC²L gates together without introducing any special circuitry. An 8-bit CRA based on this pipelining strategy has been fabricated, tested and found to operate up to 727MHz while dissipating 2.34mW of power.

7. REFERENCES

- [1] D. Somasekhar and K. Roy, "Differential Current Switch Logic: A Low Power DCVS Logic Family," *IEEE JSSC*, vol. 31, no. 7, pp. 981-991, July 1996.
- [2] T. Grotjohn and B. Hoefflinger, "Sample-set differential logic (SSDL) for complex high-speed VLSI," *IEEE JSSC*, vol. SC-21, no. 2, pp. 367-369, Apr. 1986.
- [3] B. Kong, J. Choi, S. Lee, and K. Lee, "Charge Recycling Differential Logic (CRDL) for Low Power Application," *IEEE JSSC*, vol. 31, no. 9, pp. 1267-1276, Sept. 1996.
- [4] N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design*, Reading, Massachusetts: Addison-Wesley Publishing Co., 1993.
- [5] L. G. Heller, et. al., "Cascade voltage switch logic: A differential CMOS logic family," in *Dig. Tech. papers, Int'l Solid-State Circuits Conference*, pp. 16-17, 1984.