



An SDI circuit operates correctly even if the “actual” delay of a signal propagation path in the circuit becomes  $K$  times larger than the “estimated” delay, thus achieving a sufficient degree of delay-insensitivity, and operates much faster than the DI or Quasi-DI counterpart. In the TITAC-2 design, by taking account of the technology used, the entire system was divided into subcircuits with each subcircuit being limited within a maximum of  $1.93\text{mm} \times 1.93\text{mm}$ , which validates that the maximum variation ratio  $K$  is determined to be 2. Then, each subcircuit was designed based on the SDI model with  $K = 2$ , while global interconnections between subcircuits were designed based on the DI model.

#### IV. ASYNCHRONOUS PIPELINE DESIGN

TITAC-2 uses two-rail four-cycle signaling for data transfer, except for the internal cache memory and external bus interface that use the bundled-data assumption. In a bundled-data system, such as the micropipelines, a special control signal with a prescribed delay element determines when bundled-data arrives. Determining an appropriate value for the delay elements is one of the most important design issues, involving a trade-off between performance and reliability. TITAC-2 accommodates presettable delay elements so that the delay value can be programmed in 0.5ns steps from outside the chip when the chip is in the reset state.

The asynchronous pipeline for TITAC-2 manages the flow of data according to the state of the next and previous pipeline stages with its control decentralized. An asynchronous FIFO(First In First Out) buffer is used for the stage latch to simplify pipeline controllers. Each stage latch contains 4 primitive latches in cascade, each of which consists of two C-elements and one NOR gate.

Our approach to the design of combinational circuits is based on the derivation of 2-rail logic implementation from Binary Decision Diagram(BDD). Transistor-level (DCVSL) implementations are used for such logic circuits that are used very frequently, e.g. adders in a multiplier, and gate-level implementations are used for other cases. In order to reduce cycle time of pipeline stage, idle phase acceleration circuit is used. That is, when a critical path of idle phase is long, AND gates are inserted at the middle point of the critical path to execute idle phase in parallel at the first half and the latter half of the AND gates.

#### V. CHIP IMPLEMENTATION AND EVALUATION

The TITAC-2 chip has been fabricated using 3 layer metal, 0.5 micron rule CMOS standard cell technology, integrating 496,367 MOS transistors and 8.6K Byte memory macro in  $12.15\text{ mm} \times 12.15\text{ mm}$ . The first silicon of TITAC-2 runs correctly with its power supply voltage being varied through the range from 1.5 V to 6.0 V and the temperature of its package surface being heated up to about  $100^\circ\text{C}$  and cooled down to  $-196^\circ\text{C}$  with liquid nitrogen. TITAC-2 achieves 52.3 VAX MIPS using Dhrystone V2.1 benchmark consuming 2.11W at

3.3 V,  $20^\circ\text{C}$ . The characteristics of TITAC-2 are summarized in Table I.

Fig.2 shows the measured speed and power consumption versus power supply voltage changing from 1.5V to 4.0V at  $20^\circ\text{C}$ .

Table I Characteristics of TITAC-2

Process	0.5 $\mu\text{m}$ CMOS, 3 layer metal
Die size	12.15 mm $\times$ 12.15 mm
Transistors	496,367 + 8.6KB memory(cache)
Performance	52.3 VAX MIPS (Dhrystone V2.1)
Conditions	3.3V, $20^\circ\text{C}$
Power	2.11W




Fig. 2. Supply voltage versus speed and power consumption.

#### REFERENCES

- [1] Akihiro Takamura, Masashi Kuwako, Masashi Ima, Taro Fujii, Motokazu Ozawa, Izumi Fukasaku, Yoichiro Ueno, and Takashi Nanya. TITAC-2: An asynchronous 32-bit microprocessor based on scalable-delay-insensitive model. In *Proc. International Conf. Computer Design (ICCD)*, pages 288–294, October 1997.
- [2] Takashi Nanya, Akihiro Takamura, Masashi Kuwako, Masashi Imai, Taro Fujii, Motokazu Ozawa, Izumi Fukasaku, Yoichiro Ueno, Fuyuki Okamoto, Hiroki Fujimoto, Osamu Fujita, Masakazu Yamashina, and Masao Fukuma. TITAC-2 : A 32-bit Scalable-Delay-Insensitive Microprocessor. In *HOT CHIPS IX*, pages 19–32, Stanford, August 1997.