

# Principles Of Digital Design

## C to RTL

---


*Control/Data flow graphs*

*Finite-state-machine with data*

*IP design*

- ◆ *Component selection*
- ◆ *Connection selection*
- ◆ *Operator and variable mapping*
- ◆ *Scheduling and pipelining*


# Topic preview



# Register-transfer-level design

- Each standard or custom IP components consists of one or more datapaths and control units.
- To synthesize such IP we use the models of a CDFG and FSMD.
- We demonstrate IP synthesis (RTL Design) including
  - ◆ component and connectivity selection,
  - ◆ expression mapping
  - ◆ scheduling and pipelining



# Motivation: Ones-counter



**Problem:**

**Generate controller & control words for given FSMD & Datapath**

20-bit control words



# Ones Counter from C Code

## • Programming language semantics

- Sequential execution,
- Coding style to minimize coding

## • HW design

- Parallel execution,
- Communication through signals

```
01:  int OnesCounter(int Data){
02:    int Ocount = 0;
03:    int Temp, Mask = 1;
04:    while (Data > 0) {
05:      Temp = Data & Mask;
06:      Ocount = Data + Temp;
07:      Data >>= 1;
08:    }
09:    return Ocount;
10: }
```

Function-based C code


```
01:  while(1) {
02:    while (Start == 0);
03:    Done = 0;
04:    Data = Input;
05:    Ocount = 0;
06:    Mask = 1;
07:    while (Data>0) {
08:      Temp = Data & Mask;
09:      Ocount = Ocount + Temp;
10:      Data >>= 1;
11:    }
12:    Output = Ocount;
13:    Done = 1;
14: }
```

RTL-based C code

# CDFG for Ones Counter

```
01: while(1) {  
02:   while (Start == 0);  
03:   Done = 0;  
04:   Data = Input;  
05:   Ocount = 0;  
06:   Mask = 1;  
07:   while (Data>0) {  
08:     Temp = Data & Mask;  
09:     Ocount = Ocount + Temp;  
10:     Data >>= 1;  
11:   }  
12:   Output = Ocount;  
13:   Done = 1;  
14: }
```

RTL-based C code



CDFG

## Control/Data flow graph

- Resembles programming language

- Loops, ifs, basic blocks (BBs)


- Explicit dependencies

- Control dependences between BBs


- Data dependences inside BBs

- Missing dependencies between BBs


# CDFG to FSMD for Ones Counter



CDFG



Super-state FSMD



Cycle-accurate FSMD


# FSMD for Ones Counter

- FSMD more detailed then CDFG

- States may represent clock cycles
- Conditionals and statements executed concurrently
- All statement in each state executed concurrently
- Control signal and variable assignments executed concurrently

- FSMD includes scheduling

- FSMD doesn't specify binding or connectivity





# FSMD Definition

We defined an FSM as a quintuple  $\langle S, I, O, f, h \rangle$  where  $S$  is a set of states,  $I$  and  $O$  are the sets of input and output symbols:

$$f: S \times I \rightarrow S, \text{ and } h: S \rightarrow O$$

More precisely,  $I = A_1 \times A_2 \times \dots \times A_k$

$$S = Q_1 \times Q_2 \times \dots \times Q_m$$

$$O = Y_1 \times Y_2 \times \dots \times Y_n$$



Where  $A_i$  is an input signal,  $Q_i$  is the state register output and  $Y_i$  is an output signal.

To define a FSMD, we define a set of variables,  $V = V_1 \times V_2 \times \dots \times V_q$ , which defines the state of the datapath by defining the values of all variables in each state with the set of expressions  $\text{Expr}(V)$ :

$$\text{Expr}(V) = \text{Const} \cup V \cup \{e_i \# e_j \mid e_i, e_j \in \text{Expr}(V), \# \text{ is an operation}\}$$



- Notes:
1. Status signal is a signal in  $I$ ;
  2. Control signals are signals in  $O$ ;
  3. Datapath inputs and outputs are variables in  $V$

# RTL Design Model



Register-transfer-level block diagram

# RTL Design Model




Register-transfer-level block diagram

# C-to-RTL design


- **RTL generation requires definition of**
  - ◆ **controller**
  - ◆ **datapath**
- **RTL generation of a controller requires choice of**
  - ◆ **state register (program counter)**
  - ◆ **output logic (program memory)**
  - ◆ **next-state logic (next-address generator)**
- **RTL generation of a datapath**
  - ◆ **RTL component and connectivity selection,**
  - ◆ **expression mapping (variable and operation mapping)**
  - ◆ **scheduling and pipelining**

# Square Root Approximation: C to CDFG


Example: Sq root  $(a + b) = \max(0.875x + 0.5y)$ , where  $x = \max(|a|, |b|)$ ,  $y = \min(|a|, |b|)$




Flowchart



ASAP




Control/Data flow graph




ALAP

# Square Root Approximation: Scheduling


Example: Sq root  $(a + b) = \max(0.875x + 0.5y)$ , where  $x = \max(|a|, |b|)$ ,  $y = \min(|a|, |b|)$




Flowchart



ASAP






Control/Data flow graph



Resource-constrained



# Square Root Approximation: CDFG to FSMD

Example: Sq root  $(a + b) = \max(0.875x + 0.5y)$ , where  $x = \max(|a|, |b|)$ ,  $y = \min(|a|, |b|)$



# Square Root Approximation: FSMD Design


**Example:** Sq root  $(a + b) = \max(0.875x + 0.5y)$ , where  $x = \max(|a|, |b|)$ ,  $y = \min(|a|, |b|)$



- Storage allocation and sharing
- Functional unit allocation and sharing
- Bus allocation and sharing



# Resource usage in SRA



Square-root approximation

Variable usage


	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	s <sub>4</sub>	s <sub>5</sub>	s <sub>6</sub>	s <sub>7</sub>
a	X						
b	X						
t <sub>1</sub>		X					
t <sub>2</sub>		X					
x			X	X	X	X	
y			X				
t <sub>3</sub>				X			
t <sub>4</sub>				X	X		
t <sub>5</sub>					X		
t <sub>6</sub>						X	
t <sub>7</sub>							X
No. of live variables	2	2	2	3	3	2	1

Operation usage

	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	s <sub>4</sub>	s <sub>5</sub>	s <sub>6</sub>	s <sub>7</sub>	Max. no. of units
abs	2							2
min		1						1
max		1				1		1
>>			2					2
-				1				1
+					1			1
No. of operations	2	2	2	1	1	1		

# Resource usage in SRA

Connectivity usage



Square-root approximation

	a	b	t <sub>1</sub>	t <sub>2</sub>	x	y	t <sub>3</sub>	t <sub>4</sub>	t <sub>5</sub>	t <sub>6</sub>	t <sub>7</sub>
abs1	i		o								
abs2		i		o							
min			i	i	o						
max			i	i	i	o				i	o
>>3					i		o				
>>1						i		o			
-					i		i		o		
+								i	i	o	


Operation usage

	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	s <sub>4</sub>	s <sub>5</sub>	s <sub>6</sub>	s <sub>7</sub>	Max. no. of units
abs	2							2
min		1						1
max		1				1		1
>>			2					2
-				1				1
+					1	1		1
No. of operations	2	2	2	1	1	1		


# Register sharing (Variable merging)

- **Group variables with non-overlapping lifetimes**
- **Each group shares one register**
- **Grouping reduces number of registers needed in the design**
- **There are many partitioning algorithms**


# Merging variables with common sources and destination



FSMD




Datapath without register sharing




Datapath with register sharing

# Register sharing (Variable merging)



Square-root approximation

Compatibility graph




	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
a	X						
b	X						
t <sub>1</sub>		X					
t <sub>2</sub>		X					
x			X	X	X	X	
y			X				
t <sub>3</sub>				X	X		
t <sub>4</sub>				X	X		
t <sub>5</sub>					X		
t <sub>6</sub>						X	
t <sub>7</sub>							X
No. of live variables	2	2	2	3	3	2	1


Variable usage

# Register sharing (Variable merging)

Partitioned compatibility graph




Compatibility graph



$$R1 = [ a , t1 , x , t7 ]$$

$$R2 = [ b , t2 , y , t3 , t5 , t6 ]$$


$$R3 = [ t4 ]$$




# FU sharing (Operator merging)

- **Group non-concurrent operations**
- **Each group shares one functional unit**
- **Sharing reduces number of functional units**
- **Grouping also reduces connectivity**
- **Clustering algorithms are used for grouping**


# FU-sharing motivation



Partial FSMD






Non-shared design



Shared design



# Operator-merging for SRA




Square-root approximation

Datapath after variable and operator merging

# Bus sharing ( connection merging )

- Group connections that are not used concurrently
- Each group forms a bus
- Connection merging reduces number of wires
- Clustering algorithm work well

# Connection merging in SRA datapath




Datapath after variable and operator merging

- Bus1 = [ A, C, D, E, H ]
- Bus2 = [ B, F, G ]
- Bus3 = [ I, K, M ]
- Bus4 = [ J, L, N ]


Bus assignment

	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
A								X
B		X					X	
C		X	X				X	
D			X		X			
E			X			X		
F		X	X		X	X		
G				X				
H				X				
I		X	X				X	
J		X	X		X	X		
K				X				
L				X				
M	X							
N	X							

Connectivity usage table




Compatibility graph for input buses



Compatibility graph for output buses

# Connection merging in SRA datapath




Datapath after variable and operator merging

- Bus1 = [ A, C, D, E, H ]
- Bus2 = [ B, F, G ]
- Bus3 = [ I, K, M ]
- Bus4 = [ J, L, N ]

Bus assignment

	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>
A								X
B		X						
C		X	X					X
D			X		X			
E			X			X		
F		X	X		X	X		
G				X				
H				X				
I		X	X				X	
J		X	X		X	X		
K				X				
L				X				
M	X							
N	X							

Connectivity usage table



Datapath after variable, operator and connectivity merging


# Register merging into Register files

- **Group register with non-overlapping accesses**
- **Each group assigned to one register file**
- **Register grouping reduces number of ports, and therefore number of buses**
- **Use some clustering algorithms**


# Register merging

- $R_1 = [ a, t_1, x, t_7 ]$
- $R_2 = [ b, t_2, y, t_3, t_5, t_6 ]$
- $R_3 = [ t_4 ]$

Register assignment




Compatibility graph



Square-root approximation

	s <sub>0</sub>	s <sub>1</sub>	s <sub>2</sub>	s <sub>3</sub>	s <sub>4</sub>	s <sub>5</sub>	s <sub>6</sub>	s <sub>7</sub>
R <sub>1</sub>	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶
R <sub>2</sub>	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶
R <sub>3</sub>				▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶	▶▶▶▶▶▶▶▶▶▶		

Register access table




Datapath after register merging

# Chaining and multi-cycling


- **Chaining allows serial execution of two or more operations in each state**
- **Chaining reduces number of states and increases performance**
- **Multi-cycling allows one operation to be executed over two or more clock cycles**
- **Multi-cycling reduces size of functional units**
- **Multi-cycling is used on noncritical paths to improve resource utilization**

# SRA datapath with chained units



Datapath schematic


- $R_1 = [a, t_1, x, t_7]$
- $R_2 = [b, t_2, y, t_3, t_5, t_6]$
- $R_3 = [t_4]$




Square-root approximation



# SRA datapath with multi-cycle units



Square-root approximation




Datapath schematic

- $R_1 = [ a, t_1, x, t_7 ]$
- $R_2 = [ b, t_2, y, t_3, t_5, t_6 ]$
- $R_3 = [ t_4 ]$

# Pipelining


- **Pipelining improves performance at a very small additional cost**
- **Pipelining divides design into stages and uses all stages concurrently for different data (assembly line principle)**
- **Pipelining principles works on several levels:**
  - (a) **Unit pipelining**
  - (b) **Control pipelining**
  - (c) **Datapath pipelining**

# SRA datapath with single AU



Square-root approximation  
for single AU

Datapath  
schematic





Timing  
diagram

	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	S <sub>3</sub>	S <sub>4</sub>	S <sub>5</sub>	S <sub>6</sub>	S <sub>7</sub>	S <sub>8</sub>
Read R <sub>1</sub>		a		t <sub>1</sub>	t <sub>1</sub>	x		x	t <sub>7</sub> t <sub>7</sub>
Read R <sub>2</sub>			b	t <sub>2</sub>	t <sub>2</sub>	t <sub>3</sub>	t <sub>5</sub>	t <sub>6</sub>	
Read R <sub>3</sub>							t <sub>4</sub>		
AU stage 1		a	b	max	min	-	+	max	
AU stage 2			a	b	max	min	-	+	max
shifters					>>3	>>1			
Write R <sub>1</sub>	a		t <sub>1</sub>		x				t <sub>7</sub>
Write R <sub>2</sub>	b			t <sub>2</sub>	t <sub>3</sub>		t <sub>5</sub>	t <sub>6</sub>	
Write R <sub>3</sub>						t <sub>4</sub>			
Output									t <sub>7</sub>

# Pipelined FSMD implementation

Standard FSMD implementation



Example

Timing diagram

	$s_0$	$s_1$	$s_2$						
<b>Read SReg</b>	$s_0$			$s_1$			$s_2$		
<b>Write CReg</b>	$s_0$			$s_1$			$s_2$		$x$
<b>Read CReg</b>	$s_0$			$s_1$			$s_2$		$t_6$
<b>Read RF</b>	$a, b$			$c, d$			$x$		
<b>Write ALUIn</b>	$a, b$			$c, d$			$x$		
<b>Read ALUIn</b>	$a, b$			$c, d$			$x$		
<b>ALU</b>	$a > b$			$c + d$			$x - 1$		
<b>Write RF</b>				$x$			$y$		
<b>Write Status</b>	$a > b$								
<b>Read Status</b>				$a > b$					
<b>Write SR</b>		$s_1 / s_2$		$s_2$					

# Summary

We introduced RTL design:

- **FSMD model**
- **RTL specification with**
  - **FSMD**
  - **CDFG**
- **Procedure for synthesis from RTL specification**
- **Scheduling of basic blocks**
- **Design Optimization through**
  - **Register sharing**
  - **Functional unit sharing**
  - **Bus sharing**
  - **Unit chaining**
  - **Multi-clocking**
- **Design Pipelining**
  - **Unit pipelining**
  - **Control pipelining**
  - **Datapath pipelining**